

Digital Electronics

→ Boolean Logical Ideas.

x	y	f ₀	f ₁	f ₂	f ₃	f ₄	f ₅	f ₆	f ₇	f ₈	f ₉	f ₁₀	f ₁₁	f ₁₂	f ₁₃	f ₁₄	f ₁₅
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

→ Boolean Logical Ideas are categorised in three ways.

(i) Producing the constant 0, 1 [Null, Identity] operation.

(ii) Binary operation: Transfer, complement. [Buffer, NOT, Transfer]

(iii) Binary operation: AND, OR, NAND, NOR, EX-OR, EX-NOR, Inhibition, Implication.

• $f_0 = 0 \Rightarrow \text{NULL}$

• $f_1 = x \cdot y \Rightarrow \text{AND } x \cap y$

• $f_2 = x \cdot y' \Rightarrow \text{Inhibition } x/y \text{ (x but NOT y)}$


• $f_3 = x \Rightarrow \text{Buffer}$

• $f_4 = x' \cdot y \Rightarrow \text{Inhibition } y/x \text{ (y but NOT x)}$

• $f_5 = y \Rightarrow \text{Buffer}$

• $f_6 = x \oplus y \Rightarrow \text{EX-OR} = x'y + xy' \text{ "ODD Function"}$

also called stair case logic



S ₂	S ₁	Bubb=f
----------------	----------------	--------

0 0

0

0 1

1

1 0

1

1 1

0

$$f_2 = S_2 \oplus S_1$$

- $f_7 = x + y \Rightarrow \text{OR } x \vee y$
- $f_8 = \overline{x + y} \Rightarrow \text{NOR } x \nabla y$
- $f_9 = x \odot y \Rightarrow \text{EX-NOR} = x'y' + xy$ Even function


Co-incident logic gate, Equivalence logic gate

- $f_{10} = \bar{y} \Rightarrow \text{NOT}$
- $f_{11} = x + y' \Rightarrow \text{Implication } x \subset y$ (if y then x)
- $f_{12} = \bar{x} \Rightarrow \text{NOT}$
- $f_{13} = x' + y \Rightarrow \text{Implication } x \supset y$ (if x then y)
- $f_{14} = \overline{x \cdot y} \Rightarrow \text{NAND } x \uparrow y$
- $f_{15} = 1 \Rightarrow \text{Identity}$


→ FOR n Input variables :- 2^n combination

2^{2^n} possible function


Symbols for the logic gates



Buffer



NOT



AND



OR



NAND



NOR



EX-OR



EX-NOR

→ NAND, NOR known as universal logical gates.

Shortcut:-

NAND (4) NOR

NOT	1	1
AND	2	3
OR	3	2
EX-OR	4	5
EX-NOR	5	4

• Duality:-

operator $B = \{ \cdot, + \}$, Digit $B = \{ 0, 1 \}$

Interchange:- (1) $(\cdot, +)$
(2) $(0, 1)$

Step 1:- Interchange the operator $(\cdot, +)$

Interchange the Identity $(0, 1)$

AND



$$\begin{aligned} x \cdot x &= x \\ x \cdot 0 &= 0 \\ x \cdot 1 &= x \\ x \cdot \bar{x} &= 0 \end{aligned}$$

OR

$$\begin{aligned} x + x &= x \\ x + 1 &= 1 \\ x + 0 &= x \\ x + \bar{x} &= 1 \end{aligned}$$

ex:- $f = (A \cdot B) + C$



$f^D = (A' + B) \cdot C$




• De-generative form: (two stage only)

If a two-level logic gate sys. o/p can be expressed with a single logic gate. Then the two level logic gate sys. is known as de-generative form for the single logic gate.


ex:- AND-AND is de-generated form. for the AND gate.



• Non-De-generative form:



Shortcut







AND — OR — dual — OR — AND
 NAND — NAND — NOR — NOR
 NOR — OR — NAND — ~~NOR~~ — AND
 OR — ~~OR~~ — NAND — AND — NOR

→ Combinations of the same horizontal line are dual forms



ex:- AND - OR → OR - AND.

NOTE:- Inversion Before Binary operation is not same as that of Inversion after the Binary operation



But it can valid for unary operation.



• Alternative Logic Gate:-



Shortcut

NAND	^{Bubbled} →	OR
NOR	→	AND
AND	→	NOR
OR	→	NAND

• Inhibiting the Logic Gates:-



Shortcut

Inhibit

low → 0
high → 1

	Disable	Enable
NAND	low	high
NOR	high	low
AND	low	high
OR	high	low

• Positive & Negative Logic:

+ve logic
 High $\rightarrow 1$
 Low $\rightarrow 0$

-ve logic
 Low $\rightarrow 1$
 High $\rightarrow 0$

+ve.
 ex:- $-2V \rightarrow 1$
 $-7V \rightarrow 0$

(+ve) AND logic

A	B	$f = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1

(-ve) AND = (+ve) OR

A	B	$f = A + B$
1	1	1
1	0	1
0	1	1
0	0	0

$\rightarrow$ -ve AND equal to +ve OR & vice-versa

$\rightarrow$ same case for NAND and NOR.

$\rightarrow$ -ve NAND = +ve NOR & vice-versa

• Complementing the Boolean Expression:

$$f = (A' \cdot B) + C \quad f' = ?$$

Step - (1) Dual form

Step - (2) complement individual variable.

$$\begin{aligned}
 \rightarrow f' &= (A' + B) \cdot C' \\
 (2) &= (A + B') \cdot C' \equiv f''
 \end{aligned}$$

$\rightarrow$ ORDER TO SOLVE BOOLEAN EXPRESSION:-

(1) [] Bracket

(2) NOT

(3) AND


(4) OR

• EX-OR Gate Specialities:-

EX-NOR:-

$$\begin{aligned} x \oplus x &= 0 \uparrow \\ x \oplus \bar{x} &= 1 \\ x \oplus 1 &= \bar{x} \\ x \oplus 0 &= x \end{aligned}$$

$$\begin{aligned} x \odot x &= 1 \\ x \odot \bar{x} &= 0 \\ x \odot 1 &= x \\ x \odot 0 &= \bar{x} \end{aligned}$$



EX-NOR is even function for even No. of I/P variables. [EX-OR = ~~EX~~ EX-NOR]

$$\overline{x \oplus y} = x \odot y$$

$$x \oplus y \oplus z = x \odot y \odot z$$

$$\overline{x \oplus y \oplus z \oplus w} = x \odot y \odot w \odot z$$


EX-NOR is odd function for odd No. of I/P variables
[EX-OR = EX-NOR]

$$\left. \begin{aligned} x \oplus y \\ \bar{x} \oplus y \\ x \oplus \bar{y} \end{aligned} \right\} = x \odot y$$

$$\begin{aligned} \text{ex:- } \bar{x} \oplus y &= (\bar{x}y + x\bar{y}) \\ &= xy + \bar{x}\bar{y} \\ &= x \odot y \end{aligned}$$

• Venn Diagram:-


$$x = 0$$



$$x = 1$$




$$x + xy = x$$






$$x$$


$$y$$



$$x + \bar{x}y = x + y$$



$$f = x y \bar{z} + x \bar{y} z$$



$$g = x y \bar{z} + x \bar{y} z$$

$$f = w (x y \bar{z} + x \bar{y} z)$$

19/9/2014

• Logic Minimization Technique:

NOT If $x = 0$, $\bar{x} = 1$, $(\bar{x})' = x$

AND $x \cdot x = x$, $x \cdot 0 = 0$
 $x \cdot 1 = x$, $x \cdot \bar{x} = 0$

OR $x + x = x$
 $x + \bar{x} = 1$
 $x + 1 = 1$
 $x + 0 = x$

Commutative Law

$$x \cdot y = y \cdot x$$

$$x + y = y + x$$

Associative Law

$$x \cdot (y \cdot z) = (x \cdot y) \cdot z$$

$$x + (y + z) = (x + y) + z$$

Distributive law $x \cdot (y + z) = x \cdot y + x \cdot z$
 $x + (y \cdot z) = (x + y) \cdot (x + z)$

Demorgan's law $\overline{x \cdot y} = \bar{x} + \bar{y}$
 $\overline{x + y} = \bar{x} \cdot \bar{y}$

Consensus Theorem

$$A \cdot B + \bar{A} \cdot C + B \cdot C = A \cdot B + \bar{A} \cdot C$$

→ Redundant (any no. of variables)
 (part of group not effect the o/p of sys).

$$(A + B) \cdot (\bar{A} + C) \cdot (B + C) = (A + B) \cdot (\bar{A} + C)$$

ex:- $A \cdot B + \bar{A} \cdot C + B \cdot C \cdot D \cdot E = A \cdot B + \bar{A} \cdot C$

∵ A, C are complementary variable, and can ↑ some other variable upto any no. (D, E ...).

→ A variable is associated with variable, its complement associated with other variable, Next term formed by the left over variables, the term is called redundant.

→ Consensus Theorem can be extended to any no. of variables.

Transposition Theorem:-

$$A \cdot B + \bar{A} \cdot C = (A + C) \cdot (\bar{A} + B)$$

$$(A + B) \cdot (\bar{A} + C) = (A \cdot C) + (\bar{A} \cdot B)$$

Operator and association can be interchange.



Absorption law: - ORing a variable with ANDing of that variable with other variable results in the same variable

$$x + x \cdot y = x \quad , \quad x \cdot (y + x) = x$$

Redundant Literal Rule (RLR):

$$x + \bar{x} \cdot y = x + y \quad , \quad x \cdot (\bar{x} + y) = x \cdot y$$

ORing a variable with ANDing of its complement with another variable results in the ORing of these two variables.

• SOP and POS Form -



SOP (Minterm) (concentrate in 1)

x	y	Minterm	f
0	0	$\bar{x} \cdot \bar{y}$	0
0	1	$\bar{x} \cdot y$	1
1	0	$x \cdot \bar{y}$	0
1	1	$x \cdot y$	1

x	y	Carry	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


$$f = x \cdot y + \bar{x} \cdot y$$

$$\text{Sum} = \bar{x} \cdot y + x \cdot \bar{y} = x \oplus y$$




$$\text{Carry} = x \cdot y$$

pos (Maxterm) Concentrate in zero.



x	y	Maxterm	f = (x+y) · (x̄+y)
0	0	x+y	0
0	1	x+ȳ	1
1	0	x̄+y	0
1	1	x̄+ȳ	1



- If 0 are less in OP table concentrate in 0 (POS) and make circuit, If 1 are less concentrate in 1 (SOP) and make circuit.

• $\sum m \Rightarrow \text{SOP}$

$\prod M \Rightarrow \text{POS}$

ex:- (1) $\sum m(0, 2) = \prod M(1, 3)$ two 91P.

(2) $\sum m(0, 2) = \bar{x} \cdot \bar{y} + x \cdot \bar{y}$

(3) $\prod M(1, 5) = \sum m(0, 2, 3, 4, 6, 7)$

(4) $\prod M(0, 2) = (x+y)(\bar{x}+y)$


(5) $\sum m(1, 5, 9) = \prod M(0, 2, 3, 4, 6, 7, 8, 10, 11, 12, 13, 14, 15)$

Q

$f_1 = \sum m(0, 1, 2, 4, 6)$

$f_2 = \sum m(2, 3, 4, 6, 7)$

$f_3 = \sum m(3, 4, 5, 6)$



Solution $f_1, f_2 \rightarrow$ Present in both
 $= \sum m(2, 4, 6)$


$f_1 \cdot f_2 + f_3 \Rightarrow \sum m(2, 4, 6) + \sum m(3, 4, 5, 6)$

$= \sum m(2, 3, 4, 5, 6)$

(8421) $\rightarrow$ code to write binary NO.

ex: - 0101 = 5
0010 = 2


Q $A = \sum m(0, 1, 2, 4, 6)$ $B = \sum m(1, 3, 5, 6, 7)$



Solution $A \oplus B = \bar{A} \cdot B + \bar{B} \cdot A$

$\bar{A} \cdot B = \sum m(3, 5, 7)$, $\bar{B} \cdot A = \sum m(0, 2, 4)$
 $f = \bar{A} \cdot B + \bar{B} \cdot A$
 $= \sum m(0, 2, 3, 4, 5, 7)$

- K-Map: - It is a modification of Venn diagrams. It is a group of adjacent cells. Each cell is represented by a minterm. Minterm is a group of literals.



①

	$\bar{B}$	B
$\bar{A}$	$\bar{A}\bar{B}$ 0 0	$\bar{A}B$ 0 1
A	$A\bar{B}$ 1 0	AB 1 1

for 2 variables

(Must be one literal change in K-Map in neighbour cell).

for 3 variables

$f = (A B C)$
 $\downarrow \quad \downarrow$
 MSB LSB

②

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	$\bar{A}\bar{B}\bar{C}$ 0	$\bar{A}\bar{B}C$ 1	$\bar{A}BC$ 3	$\bar{A}B\bar{C}$ 2
A	$A\bar{B}\bar{C}$ 4	$A\bar{B}C$ 5	ABC 7	$AB\bar{C}$ 6

DO NOT write like $\bar{C}\bar{A}B$ Because C is LSB always comes last

①

	$\bar{A}\bar{B}$	$\bar{A}B$	AB	$A\bar{B}$	
$\bar{C}$	$\bar{A}\bar{B}\bar{C}$ 0	$\bar{A}B\bar{C}$ 2	$AB\bar{C}$ 6	$A\bar{B}\bar{C}$ 4	$f = (CAB)$ MSB ↓ ↓ LSB MSB
C	$\bar{A}B C$ 1	$\bar{A}B C$ 3	$AB C$ 7	$A\bar{B} C$ 5	

① $f = \sum m(0, 1, 2, 6)$
 000 001 010 110

$f = (ABC)$
 MSB ↓ ↓
 By default.

$f = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}B\bar{C} + AB\bar{C}$

Solution KMAP

MSB case

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	1 0	1		1 2
A				1 6
$\bar{A}B$	4	5	7	

লা লা লা লা

$f = \bar{A}\bar{B} + B\bar{C}$

K-MAP

	$\bar{A}\bar{B}$	$\bar{A}B$	AB	$A\bar{B}$
$\bar{C}$	1 0	1 2	1 6	
C	1 1		7	5
$\bar{A}\bar{B}$				

লা

$f = \bar{A}\bar{B} + B\bar{C}$ লা

Mistake (what we do??)

$\bar{C}\bar{A}$ ↓ C

	$\bar{A}\bar{B}$	$\bar{A}B$	AB	$A\bar{B}$
$\bar{C}$	1 0	1 1		1 2
C				1 6
$\bar{A}\bar{B}$	4	5	7	

লা লা লা লা

$f = \bar{A}\bar{B} + \bar{A}\bar{C}$

No. are Retain wrong


3-1=2 pair

① $f = A\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + ABC$
 $f = (ABC)$
 MSB ↓ ↓
 LSB

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	0	1 1	1 3	2
A		1 5	1 7	
$\bar{A}B$	4			

$f = C$
 3-2=1

Q. ✓ for 4 variables



Shortcut

Pair $\rightarrow$ 1 Subtract

Quad $\rightarrow$ 2 Subtract

Octet $\rightarrow$ 3 Subtract

① Variable - Shortcut = O/p In No. of Literal

Ex:- No. of I/p variable = 5

Put pair = 3

O/p variable = $5 - 3 = 2$

• Redundant Group:- It is that part of circuit which does not effect the circuit result.

→ While solving the K-Map we should follow the technique of higher order grouping to lower order grouping.

Q1 $f = \sum m(1, 3, 6, 7)$

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	0	1	1	
A	4	5	1	6

$f = \underbrace{\bar{A}C + AB}_{\text{E.O.P.I.}} + \underbrace{BC}_{\text{Redundant}}$

R.P.O.I.

Q2 $f = \sum m(1, 5, 6, 7, 11, 12, 13, 15)$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1		2
$\bar{A}B$	4	5	7	6
AB	12	13	15	14
$A\bar{B}$	8	9	11	10

$f = \underbrace{\bar{A}\bar{C}D + \bar{A}B\bar{C} + \bar{A}BC + ACB}_{\text{E.O.P.I.}} + \underbrace{BD}_{\text{Redundant}}$

R.O.P.I. $\leftarrow$ leave quad.

- If $\textcircled{11} \rightarrow 1$ is not present then we have to consider quad. (It will give less literal)
- Must consider all the 1's in group.

20/9/2014

• Implicant: - It is min-term corresponding to that cell which is having 1 in the K-map.

• Prime Implicant: - All possible grouping of K-map known as prime implicant.

• Non Prime Implicant: - This are those implicant which are not able to get possible grouping.

• Essential Prime Implicant: - E.O.P.I. is prime implicant (P.I) only which is having at least a single 1 which is only one time group. (uniquely grouped)

• Selective Prime Implicant: - These are prime implicant which are under the process of selection.

all E.P.I are P.I. But reverse is not ~~false~~ True

- Redundant P.I: It is the P.I. which does effect the circuit result.

ex: -

	$\overline{B}\overline{C}$	$\overline{B}C$	$B\overline{C}$	BC
$\overline{A}$	1	1	0	0
A	0	0	1	1

$$f = \overline{A}\overline{B} + AB$$

E.P.I. E.P.I.
also P.I also P.I

ex: -

	$\overline{B}\overline{C}$	$\overline{B}C$	$B\overline{C}$	BC
$\overline{A}$	1	1	0	0
A	0	0	1	1

$$f = \Sigma m(0, 1, 4, 6, 7)$$

$f =$	$\overline{A}\overline{B} (0, 1)$	E.P.I. ✓	$\left. \begin{matrix} \text{P.O.I.} \\ \text{P.O.I.} \end{matrix} \right\} \text{S.O.P.I.}$ selectively prime implicant.
	$\overline{A}C (0, 2)$	P.O.I.	
	$B\overline{C} (2, 6)$	P.O.I.	
	$AB (6, 7)$	E.P.I. ✓	

I.M.P $\rightarrow 5$, P.I $\rightarrow 4$, E.P.I $\rightarrow 2$
 (Implicant) , Non P.I $\rightarrow 0$,

ex -

1	1	0	0
0	0	1	1

 $f = \overline{A}\overline{B}\overline{C} + BC + AB$

Implicant = 4 , Non Prime Implicant $\Rightarrow 1$
 Prime Implicant = 2 E.P.I = 2

$\Rightarrow$ DON'T CARE Conditions: - The o/p corresponding to the unspecified i/p is known as don't care condition.

Q Design a ckt which give alarm at 5 and 7 o'clock.

Solve four q/p ABCD

Never used q/p's

$0 \rightarrow X$
 $1 \rightarrow 0$
 $2 \rightarrow 0$
 $3 \rightarrow 0$
 $4 \rightarrow 0$
 $5 \rightarrow 1$
 $6 \rightarrow 0$
 $7 \rightarrow 1$
 $8 \rightarrow 0$

$9 \rightarrow 0$
 $10 \rightarrow 0$
 $11 \rightarrow 0$
 $12 \rightarrow 0$
 $13 \rightarrow X$
 $14 \rightarrow X$
 $15 \rightarrow X$

not used in q/p

	$\bar{A}\bar{B}$	$\bar{A}B$	$A\bar{B}$	AB
$\bar{C}\bar{D}$	X ₀	0 ₁	0 ₃	0 ₂
$\bar{C}D$	0 ₄	1 ₅	1 ₇	0 ₆
$C\bar{D}$	0 ₁₂	X ₁₃	X ₁₅	X ₁₄
CD	0 ₈	0 ₉	0 ₁₁	0 ₁₀

X → Blocks are empty so we have a chance to take don't care.

~~ABD~~ → BD

ex - $f = \sum m(1, 2) + \phi(3, 5, 7)$

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	BC
$\bar{A}$	0	1 ₁	X ₂	1 ₃
A	0	X ₅	X ₇	0

$$f = \bar{A}B + C$$

• POS forms In K-Maps

(conversion of SOP into POS)

$f = \sum m(0, 1, 6, 7)$

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	BC
$\bar{A}$	1 ₀	1 ₁	0 ₃	0 ₂
A	0 ₄	0 ₅	1 ₇	1 ₆

$f = \sum m(2, 3, 4, 5)$

	$B\bar{C}$	$B\bar{C}$	$\bar{B}C$	$\bar{B}C$
$\bar{A}$	0 ₀	1 ₁	1 ₃	1 ₂
A	1 ₄	1 ₅	0 ₇	0 ₆

$$f = \bar{A}\bar{B} + AB$$

$$f = (A + \bar{B}) \cdot (\bar{A} + B)$$

$$\boxed{POS = SOP}$$

(1) Dual form $\Rightarrow (\bar{A} + \bar{B}) \cdot (A + B)$

(2) Complement variable $\Rightarrow$

$$(A + B) \cdot (\bar{A} + \bar{B})$$

Not working with eqⁿ (1) But drawing in K-map Identity must be also change.

- (1) change operator
- (2) complement individual variable.

	$B+C$	$B+\bar{C}$	$\bar{B}+\bar{C}$	$\bar{B}+C$
A	1 ₀	1 ₁	0 ₂	0 ₃
$\bar{A}$	0 ₄	0 ₅	1 ₇	1 ₆

$$f = (\bar{A} + B) \cdot (A + \bar{B})$$

→ Blue colour 0 convert into red colour 1 and remaining are 0 (2,3,4,5), Pair the 0's by 2 POS form.

Variable Entering Method 3. - (VEM)

4 → 3 IP → Using 3 variable K-map.

(1) $f = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}BCD + \bar{A}BC\bar{D} + \bar{A}B\bar{C}D + AB\bar{C}D$

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	0	1	1	1
A	4	5	6	7

$$f = \bar{A}\bar{C}\bar{D} + \bar{A}BD + BCD + \bar{A}B\bar{C}D$$

Sol. $f = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}BCD + \bar{A}BC\bar{D} + \bar{A}B\bar{C}D + AB\bar{C}D$

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	0	1	1	1
A	4	5	6	7

$$f = \bar{A}\bar{C}\bar{D} + \bar{A}BD + BCD + \bar{A}B\bar{C}D$$

(2)

	$\bar{B}$	B
$\bar{A}$		1
A		1

$f = BC$ Ans

Conventional Variable Entering Method -

	$\bar{y}z$	$\bar{y}\bar{z}$	yz	$y\bar{z}$
$\bar{x}$	0	1	1	0
x	1	0	1	0

Step 1:- Keep all the variables as zero. and get the simplified expression.

NOTE - Check whether the given K-map is fully covered or not. If it is fully covered then it becomes redundant.

Step 2:- Select any variable and keep 1 in its position and other variables should be kept as 0. and given 1 replaced by don't care (X).

Step 3:- Repeat the above step By selecting each variable.

Step 1

	$\bar{y}z$	$\bar{y}\bar{z}$	yz	$y\bar{z}$
$\bar{x}$	0	0	1	0
x	0	0	X	0

Red colour $\rightarrow$ change
Black colour $\rightarrow$ same

$f_1 = yz$ Redundant

for A

	$\bar{y}z$	$\bar{y}\bar{z}$	yz	$y\bar{z}$
$\bar{x}$	0	1	X	0
x	0	0	X	0

$f_2 = A\bar{x}z$

for A

	$\bar{y}z$	$\bar{y}\bar{z}$	yz	$y\bar{z}$
$\bar{x}$	0	0	X	1
x	0	0	X	0

$f_3 = \bar{A}\bar{x}y$

for B.

	$\bar{y}z$	$\bar{y}\bar{z}$	$y\bar{z}$	yz
$\bar{x}$	0	0	X	0
x	1	0	X	0

$$f_4 = Bx\bar{y}z$$

for C.

	$\bar{y}z$	$\bar{y}\bar{z}$	$y\bar{z}$	yz
$\bar{x}$	0	0	X	0
x	0	0	X	1

$$f_5 = cxy$$

$$f = \underbrace{yz}_{\text{Redundant}} + A\bar{x}z + \bar{A}\bar{x}y + Bx\bar{y}z + cxy$$

If A → cell is not present then consider the redundant in ans. It will not be redundant anymore.

Shortcut

	$\bar{y}z$	$\bar{y}\bar{z}$	$y\bar{z}$	yz
$\bar{x}$	0	A	A	A
x	B	0	X	C

cell is fully covered.

$$f = A\bar{x}z + cxy + \bar{A}\bar{x}y + Bx\bar{y}z$$

1st Method

	$\bar{B}$	B
$\bar{A}$		1
A		C

$$y = \bar{A}\bar{B} + ABC$$

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	0		1	1
A	0	1	1	0

Ans.

$$f = \bar{A}\bar{B} + BC$$

2nd Method

	$\bar{B}$	B
$\bar{A}$		1
A		C

	$\bar{B}$	B
$\bar{A}$		1
A		D

$\bar{A}B$

	$\bar{B}$	B
$\bar{A}$		X
A		1

CB

Not fully covered.

$$y = \bar{A}B + CB$$

$(A, \bar{A}, 1 \text{ with } X)$ can be grouped together (quad)
 don't care

make quad:

A	1	1	A
---	---	---	---

3rd Method

	$\bar{B}$	B	$\bar{C} + C$
$\bar{A}$		1	
A		1	C

$f = \bar{A}B + BC$

Cell having 1 must have neighbours cell of variable and its complement for fully covered.

	$\bar{y}_2$	y_2	$\bar{y}_2$	y_2
$\bar{x}$		A	1	A
x				

→ fully covered

	$\bar{y}_2$	y_2	$\bar{y}_2$	y_2
$\bar{x}$		A	1	B
x				

→ then not fully covered.

→ pairing of variable with don't care and 1 only

$(A, \bar{A})$	(A, B)	(A, X)	$(A, 1)$
----------------	----------	----------	----------

→ All 1's in K-map must check → fully covered or not

Exo. -

	$\bar{y}_2$	y_2	$\bar{y}_2$	y_2
$\bar{x}$		A	1	A
x	1			

→ this 1 is fully covered

→ Not fully covered, → $x\bar{y}_2$

Tabulation Method of Mc clusky:-

Step 1:- Get the circuit expression in the form of SOP.

Step 2:- Make the different groups depending on the number of 1's in the minterms.

Step 3:- Compare the successive groups ^{until we get the} and get the simplified answers. _{different group}

→ In don't Care Condition :- Consider them. but remove at table.

⇒ Solving the don't Care terms in Tabulation Method
Consider the don't care no. along with given no.
and get the final minterms but don't this
No. in E.P.I. Table.

$$f = \sum m(0, 1, 3, 7, 8, 9, 11, 14, 15)$$

Group	Minterm	Variable AB CD	Implicant Table
0	0	0 0 0 0	
1	1	0 0 0 1	
	8	1 0 0 0	
2	3	0 0 1 1	
	9	1 0 0 1	
3	7	0 1 1 1	
	11	1 0 1 1	
	14	1 1 1 0	
4	15	1 1 1 1	

Group	Minterms	Variable A B C D	prime Table
0	0, 1	0 0 0 -	
	0, 8	- 0 0 0	
1	1, 3	0 0 - 1	
	1, 9	- 0 0 1	
	8, 9	1 0 0 -	
2	3, 7	0 - 1 1	
	3, 11	- 0 1 1	
	9, 11	1 0 - 1	

3	7, 15	- 1 1 1
	11, 15	1 - 1 1
	14, 15	1 1 1 -

ABC

Group	Minterms	Variable	
0	0, 1, 8, 9	- 0 0 -	Quads Table
	0, 8, 1, 9	- 0 0 -	
1	1, 3, 9, 11	- 0 - 1	$\overline{B}D$
	1, 9, 3, 11	- 0 - 0	
2	3, 7, 11, 15	- - 1 1	CD
	3, 11, 7, 15	- - 1 1	

$$f = \overline{B}\overline{C} + \overline{B}D + CD + ABC$$

→ Redundant

	0	1	3	7	8	9	11	14	15
E.P.I. $\overline{B}\overline{C}$	(X)	X			(X)	X			
R.P.I. $\overline{B}D$		X	X			X	X		
E.P.I. CD			X	(X)			X		(X)
E.P.I. ABC								(X)	X

Single in column.

Not need to circle this case already having circle in this row

	$\overline{C}D$	$\overline{C}\overline{D}$	CD	$C\overline{D}$
$\overline{A}\overline{B}$	1	1	1	
$\overline{A}B$			1	
AB			1	1
$A\overline{B}$	1	1	1	

Redundant ($\overline{B}D$)

→ Row having cross become E.P.I.

→ Suppose column 11 don't have two ones only $\overline{B}D$ row having cross then $\overline{B}D$ become P.I., Not R.P.I.

→ Circle only those X which are

single in column

5-Variable K-Map

- For grouping only one literal change required.

Handwritten Karnaugh maps for the function $F(A, B, C, D) = A + B + C + D$. The left map is for $A=0$ and the right map is for $A=1$. Both maps show a 4x4 grid with variables B, C, D . The left map has a group of four 1s in the first column ($B=0, C=0$) and a group of four 1s in the last column ($B=1, C=1$). The right map has a group of four 1s in the first column ($B=0, C=0$) and a group of four 1s in the last column ($B=1, C=1$). The final simplified expression is $F = A + B + C + D$.

① $\cancel{B} \bar{A} B C E + A B C E = B C E$ (grouped together)

$$(2) \quad \overline{A}D\overline{E} + A\overline{D}\overline{E} = D\overline{E} \quad (0 \quad 1 \quad 1 \quad 0)$$

3) $\bar{A}DE + A\bar{D}\bar{E}$ = Two literal change NO

4) $BCE + \bar{A}BDE$ grouped together

Quend made $\rightarrow$ two

- standard SOP (SSOP): - Must having all literals.
- If any literal is missing it called SOP.

SOP to SSOP:-

$$\rightarrow f = \overline{A}BC + AB + B\overline{C} \quad (\text{SOP})$$

$$\Rightarrow f = \overline{A}BC + AB(\underline{C+\overline{C}}) + (\underline{A+\overline{A}})B\overline{C}$$

$$= \bar{A}BC + ABC + AB\bar{C} + A\bar{B}\bar{C} + \bar{A}\bar{B}C$$

$$= \bar{A}BC + A\bar{B}C + AB\bar{C} + \bar{A}\bar{B}\bar{C}$$

$$(S \otimes P)$$

	$\overline{B}C$	$\overline{B}\overline{C}$	BC	$B\overline{C}$
$\overline{A}$	0	1	1	2
A	4	5	6	7

$$f = \bar{A}Bc + \bar{A}B\bar{c} + ABc + AB\bar{c}$$

Ques: -

	$\overline{C}D$	$\overline{C}\overline{D}$	CD	$C\overline{D}$
$\overline{A}\overline{B}$	1 0		1 3	1 2
$\overline{A}B$	1 4	1 5	1 7	1 6
AB	1 12	1 10	1 15	1 14
$A\overline{B}$	1 8		1 11	1 13

$$f = \bar{A} \cdot Bc + BD + \bar{D}$$

Diagonal Group (EX-NOR, EX-OR)

• NOT the circuit simplified Technique $\rightarrow$ Only to write the answer quickly. (save time)

- Same Nature $\rightarrow$ EX-NOR $(\bar{A}\bar{B})$ (Both bar, Both without Bar)
- Different Nature $\rightarrow$ EX-OR $(\bar{A}, B)$ (one bar, other without Bar)

(making grouping in diagonal).

ex:-

		$\bar{B}$	B
$\bar{A}$	1		
A			1

$$\bar{A}\bar{B} + AB$$

$\rightarrow$ direct $\rightarrow A \odot B$ (EX-NOR)
(same Nature)

		$\bar{B}$	B
$\bar{A}$			1
A	1		

$$\bar{A}B + A\bar{B}$$

$\rightarrow A \oplus B$ (EX-OR)
(different Nature)

		$\bar{B}\bar{C}$	$\bar{B}C$	BC	$BC\bar{C}$
$\bar{A}$		1		1	
A			1		1

$\rightarrow B$ constant, A & C different Nature
 $B [A \oplus C]$

B constant, $(\bar{A}, \bar{C}), (A, C)$ same Nature

$$\bar{B} (A \odot C)$$

		$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$		1			
$\bar{A}B$			1		
AB				1	
$A\bar{B}$					1


$B, \bar{C}$ constant, $(\bar{A}D), (A\bar{D})$ different Nature

$$\bar{B}\bar{C} (A \oplus D)$$

$\bar{B}\bar{D}$ constant $(\bar{A}\bar{E}, A, \bar{D})$ same Nature
 $\bar{B}\bar{D} [A \odot C]$

$\Rightarrow$ Only apply when given in option:-


- Only apply when simplified is not possible. (only present in diagonal).



taking this pairing
 $AC + \bar{A}\bar{B}\bar{C}$

- Other Method for simplification:-


OFFSET IN K-MAP:-



$\bar{A}(B \oplus C)$

$A(B \oplus C)$

$\bar{A}$ constant, $\bar{B}\bar{C}, BC \rightarrow$ same nature
∴ Ex-NOR



$\bar{A}B(C \oplus D)$

$CD(A \oplus B)$

A constant, $\bar{A}C, B\bar{C} \rightarrow$ different nature
∴ Ex-OR

Sequential Circuit

present o/p depend upon not only present i/p but also past o/p.

latch ⇒ o/p store the value (0 or 1) until the i/p change
∴ called latch.


Active low:- Input ($S=0$), affect the o/p.


→ If i/p is 0 → o/p is away → 1

S R
0 0

→ don't care.

If $S \rightarrow 0 \rightarrow 1$






NAND $\rightarrow$ low
NOR $\rightarrow$ high


- $R \rightarrow 0, \bar{Q} \rightarrow 1, Q \rightarrow 0$ So Reset, $S \rightarrow 1$
- $R \rightarrow 1, \bar{Q} \rightarrow 0, Q \rightarrow 1$ So Set, $S \rightarrow 0$
- Apply 0/1 again & again to get stable 0/1 (microscopic method).
- S-R. $\rightarrow$ NAND gate $\rightarrow$ Active low
 $\rightarrow$ NOR Gate $\rightarrow$ Active high

Logic gate with feedback connection known are sequential circuits. ex:- latches.

Latches are two type: ① NAND gate latch (active-low)




② NOR gate latch: (active-high)



$\left\{ \begin{array}{l} S, R, \text{ position} \\ \text{change to} \\ \text{get complete} \\ \text{diff. table} \\ \text{from SR (NAND)} \\ \text{above,} \end{array} \right.$

S-R Flip-flop operation (Active-low)



Case 1:- $S=1, R=1$

$\approx$ Initially if $Q=0$
When the feedback S/P
will be $x=1, y=0$, Then
we get the next stage $Q^+=0$

$$Q^+ = 0$$

✓ Initially if $Q = 1$:- Then the feedback S/p will be $x = 0, y = 1$. Then then The next stage will be $Q^+ = 1$

So By observation we can say that we $S = 1, R = 1$ we get $Q^+ = \text{No change}$.

Case 2:- $S = 1, R = 0$

✓ Initially $Q = 0$:- Then the feedback S/p will be $x = 1, y = 0$ so we get the next stage $Q^+ = 0$

✓ Initially $Q = 1$:- Then the feedback S/p will be $x = 0, y = 1$ so we get the next stage $Q = \bar{Q} = 1$ only. which is an intermediate stage. It is not the stable stage. So that the internal feedback is operate until we get stable O/P.

By the observation we can say that when $S = 1, R = 0$ we get $Q^+ = 0$ "Reset"

case 3:- $S = 0, R = 1$

The same above processor is conducted for initially $Q = 0$ and for initially $Q = 1$ By



By observation we can say we when $S = 0, R = 1$ we get $Q^+ = 1$ "Set".

case 4:- When $S = 0, R = 0$

By the observation we got $Q^+ = \bar{Q}^+ = 1$ which is unuseful condition known as don't care condition.

NOTE: ① The S-R latch can be controlled with the help of a switch known as gated SR latch

② The controlling can also be done by using clock generator known as clocked SR flip-flop.



• Difference b/w flip-flop and latch is clock generator
 NO CLK $\rightarrow$ latch. Controlling done $\rightarrow$ flip-flop.

• S/p given, changed internally by NOT gate and o/p comes $\rightarrow$ Active high (Mean. flow change into high)
 S/p. in Active low $\rightarrow$ equal to Active high
 (internally changed)

$\rightarrow$ Modified SR $\rightarrow$ JK


• J-K Flip-Flop :- The modification of SR flip-flop with external feedback connection is known as J-K flip-flop.

When $J=1$, $K=1$, and clock pulse is applied. By observation we can say that $Q^+ = \bar{Q}$ toggle condition.

NOTE: ① Internal feedback should be operated until we get the stable o/p. This operation doesn't depend on clock pulse.

② External feedback operated only one time for the clock pulse.

! [output $(Q, \bar{Q})$ ^{applied to} feedback to Jp, it will not effect the Jp because clock is now OFF, it will wait until the next clock pulse will applied]



Table



clk	J	K	Q^+
	0	0	No change
	1	0	1 Set
	0	1	0 Reset
	1	1	$\bar{Q}$ Toggle

S R $\rightarrow$ 99% $\rightarrow$ High Active high
0 0 (By default)


	J	K	
active	0	0	No
high	0	1	set
	1	0	Reset
	1	1	Toggle

→ To make


R $\bar{Q}$
S Q JK



Active high




• D-Flip Flop and T-Flip Flop:-



Table



clk	D	Q ⁺
0	0	0
1	1	1

→ By J-K flip-flop → Not use this one, Because of external feedback connectⁿ, dire ↑, But asked in exam




• J - flip-flop (Toggle)

T = high always (constant)



$$t_c + t_c = 2t_c$$



$$f/p \propto Hz.$$

$$f/p \propto \frac{Hz}{2}$$

→ If it is always set at high, for 1 clock pulse it will toggle $0 \rightarrow 1$ and for 2nd clock pulse it will toggle $1 \rightarrow 0$

→ 2 J/p pulse, 1 O/p pulse with $\frac{1}{2}$ freq.

22/9/2014.

• Characteristic Equations of Flip-Flop:-

Q	J	K	Q ⁺		J $\bar{K}$	$\bar{J}K$	JK	$\bar{J}\bar{K}$
0	0	0	0	No.c	$\bar{Q}$	0	1	1
0	0	1	0	Reset	Q	1	0	1
0	1	0	1	Set	$Q^+ = J\bar{Q} + \bar{K}Q$			
0	1	1	1	Joggle $\bar{Q}$				
1	0	0	1	No.c				
1	0	1	0	Reset				
1	1	0	1	Set				
1	1	1	0	Joggle Q				

• Characteristic Equations of S-R Flip-Flop:-


Q	S	R	Q ⁺		$\bar{S}\bar{R}$	$\bar{S}R$	$S\bar{R}$	SR
0	0	0	0	No.c	$\bar{Q}$	0	1	1
0	0	1	0	Reset	Q	1	0	1
0	1	0	1	Set	$Q^+ = S + \bar{R}Q$			
0	1	1	X	Don't care				
1	0	0	1	No.c				
1	0	1	0	Reset				
1	1	0	1	Set				
1	1	1	X	Don't care				

• Characteristic eqⁿ D-Flip Flop: -

Q	D	Q ⁺
0	0	0
0	1	1
1	0	0
1	1	1

$\bar{Q}$	D
0	1
1	0

$$Q^+ = D$$



• Characteristic eqⁿ of T-Flip Flop

Q	T	Q ⁺	
0	0	0	NoC
0	1	1	Toggle
1	0	1	NoC
1	1	0	Toggle

$\bar{Q}$	T
0	1
1	0

$$Q^+ = \bar{Q}T + Q\bar{T}$$

$$Q^+ = Q \oplus T$$

• Excitation Table: - To get particular Qp with possible ways of Qp.


→ consist of possible ways of Qp to get particular Qp

For J.K flip-flop:

Q	Q ⁺	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

For S.R flip-flop

Q	Q ⁺	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0



J
0
1

K
0
1

J.K
0 0
0 1
1 0
1 1

fixed

X

X

For D flip-flop.


Q	Q ⁺	D
0	0	0
0	1	1
1	0	0
1	1	1

Truth Table :- O/p with desire I/p.

For T Flip flop

Q	Q^+	T
0	0	0
0	1	1
1	0	1
1	1	0

• Designing of Flip flop :- (By using JK)



client Requirement

Q	M	N	Q^+	J	K
0	0	0	1	1	X
0	0	1	0	0	X
0	1	0	1	1	X
0	1	1	1	1	X
1	0	0	X	X	X
1	0	1	0	X	1
1	1	0	1	X	0
1	1	1	X	X	X

• J, K → O/p are written by excitation table results.

• If we don't NP from excitation table put X, X ex.

• Then draw K-map of J, K

Excitation Table of JK

Q	Q^+	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

for J


	$\bar{M}\bar{N}$	$\bar{M}N$	$M\bar{N}$	MN
$\bar{Q}$	1		1	1
Q	X	X	X	X

$J = M + N'$

for K

	$\bar{M}\bar{N}$	$\bar{M}N$	$M\bar{N}$	MN
$\bar{Q}$	X	X	X	X
Q	X	1	X	

$K = N$



• Designing of flip-flop using SR: -

Truth Table of JK $\rightarrow$ client Requirement.

Q	A-J	B-K	Q ⁺	S	R
0	0	0	0	0	X
0	0	1	0	0	X
0	1	0	1	1	0
0	1	1	1	1	0
1	0	0	1	X	0
1	0	1	0	0	1
1	1	0	1	X	0
1	1	1	0	0	1

SR excitation Table.


Q	Q ⁺	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

	AB	$\bar{A}\bar{B}$	AB	$\bar{A}\bar{B}$
Q	0 ₀	0 ₁	1 ₃	1 ₂
Q	X ₁	0 ₅	1 ₃	X ₄

	AB	$\bar{A}\bar{B}$	AB	$\bar{A}\bar{B}$
Q	X ₀	X ₁	1 ₃	1 ₂
Q	1 ₄	1 ₅	1 ₃	1 ₂

$$S = \bar{Q}A$$

$$R = QB$$



S-R flip-flop convert into JK flip-flop - CLK is externally applied.

By using $\rightarrow$ Excitatory Table.

this AND are used because SR $\rightarrow$ is already Active High (excitⁿ Table).

~~Short~~ D-R.F. By using S-R:-

Delay $\longrightarrow$ Youth Table

S-R $\longrightarrow$ Excitation Table.

Q How


① $S-R \Rightarrow J-K, T, D$

② $D \Rightarrow S-R, I-K, T$

⑧ $J-K \Rightarrow S-R, T, \Delta$



(4) T. $\Rightarrow$ J-K, S-R, D...

- clk pulse width $\uparrow$ $\longrightarrow$ propagation delay $\downarrow$ on stage

[illegible]

⇒ problem called Race Around problem.

⇒ To Avoid is (1) Reduce pulse width, OR
(2) Use filter (RC).



- Race Around Problem: - When $J=1, K=1$ and clock pulse is applied. Then we get the toggle condition. But when the flip-flop is occurring at the instant of time when the flip-flop pulse is in ON state then there is repetition of toggle at the output for the single pulse of flip-flop known as race around problem.


- Methods to avoid Race Around Problem:

- Reducing the pulse width.
- By using the edge triggering.
- By using MASTER SLAVE JK Flip-Flop.

NOTE Edge triggering two types:-

(i) POSITIVE EDGE TRIGGERING (leading edge triggering) (rising edge)

(ii) NEGATIVE EDGE TRIGGERING (trailing edge triggering) (falling edge)



- Green portion having sufficient magnitude to trigger remaining NOT having - - - - - to - - - - -

So, $clk \rightarrow 0$

edge triggering



level triggering
or pulse

→ +ve

→ -ve

• Timing Diagram :-


Edge Triggering



-ve edge triggering.

-ve E.T.

Given



Outputs


Q_a

Q_b


→ By using the result of S-R flip-flop, 0 0 → NC, 0 1 → Reset, 1 0 → Set and 1 1 → X we draw the timing op.

→ Before drawing, first write the S, R state


- → +ve triggering
- → -ve triggering



Pulse OR. level Triggering:-



→ OFF level triggering period don't consider, the ON state remain continuous upto Next ON stage, In toggle period stage will change (0→1, 1→0).




Parallel Binary Shift Register:-

Flip flop connected in cascade manner is known as Binary Shift Register.


Types

- (1) Serial In Serial Out (SISO)
- (2) Serial In parallel Out (SIPO)
- (3) Parallel In Serial Out (PISO)
- (4) Parallel In parallel Out (PIPO)

$A \Rightarrow 1010$



SISO



		S/p clk.	O/p clk.
(1)	S _i S _o	n	(n-1)
(2)	S _i P _o	n	0
(3)	P _i S _o	1	(n-1)
(4)	P _i P _o	1	0

- NO. of S/p Bit $\Rightarrow$ NO. of clock pulse required to store these Bit in S_i, and only one clk pulse to input the bit in F.F. (Data is already present at O/p. so (n-1) Bit to come out data for S_o and 0 for P_o.

• Application of Binary Shift Register:

- (1) They are used for temporary data storage.
- (2) These will provide the time delay.

$$\text{Time Delay } \Delta t = N \cdot T_c \quad N \rightarrow \text{NO. of clk pulses}$$

$$= N \cdot \frac{1}{f_c}$$

- (3) These are used for data conversion ex: S_iP_o convert serial form of data into parallel form and P_iS_o convert parallel data into serial form.


$\rightarrow$ Left Shift $\Rightarrow$ Multiplication by 2.

(4) These are used for arithmetic operation.

Ex:- Left shift register is multiplication by 2
Right shift register is $\rightarrow$ Division by 2

NOTE:- Right shift Register having error of 0.5 for odd numbers


(5) Shift Register are used to design Ring Counters.




• When control pulse is 0 $\rightarrow$ SISO

• When control pulse is 1 $\rightarrow$ PISO

To make Serial o/p o/p. control will change to 0.



Q After 3 pulse what is o/p?



ck	1	0	1	1
1	1	1	0	1
2	0	1	1	0
3	0	0	1	1

1 0 0 1 1 → o/p.

23/9/2024

- Special type of Syn. Counter → Ring counter.
- No. of possible state → Mod value.
ex: 8 → Mod 8

$$n = 2^n \rightarrow \text{Mod}$$

No. of flip flop used

ex: Mod 10 → No. of flip flop used → 5

- Timing diagram → Take column and draw in row.


Counter: It counts the no. of clk pulses applied to it. Counters are of two type.

- Synchronous Counter (Parallel Counter)
- Asynchronous Counter (Ripple Counter, Wave)

→ Ring Counters are special category of Syn. counters. Categories in two ways.

- Johnson's Ring Counter or (Twisted Ring Counter)
" Feedback is given from complimentary o/p of last flip flop.

ex. MOD-10 $\rightarrow$ 4 flip flop.



MOD-8

CLK		Q_A	Q_B	Q_C	Q_D		1	2	3	4	5	6	7	8
1	3	1	0	0	0	$0 \rightarrow 8$								
2	12	1	1	0	0	$0 \rightarrow 12$	Q_A							
3	14	1	1	1	0	$0 \rightarrow 14$								
4	15	1	1	1	1	$1 \rightarrow 15$	Q_B							
5	2	0	1	1	1	$1 \rightarrow 7$								
6	3	0	0	1	1	$1 \rightarrow 3$	Q_C							
7	1	0	0	0	1	$1 \rightarrow 1$								
8	0	0	0	0	0	$0 \rightarrow 0$	Q_D							
9		1	0	0	0	X								

Repeats. Not used.

Formula - $n \rightarrow 2^n$ $\rightarrow$ possible states
 $\downarrow$
 No. of FF. Mod value $\rightarrow$ CLK pulses

- Initially Q_A, Q_B, Q_C, Q_D are at 0 states. When applied CLK pulse. $Q_A = 1$, and its Binary shifted shown in table.

Q What are the used and un-used states of 4-bit Johnson's ring counter and what will be the next states for un-used states and check whether it is self corrected counter or not.

Ans possible states are $2^n \rightarrow 16$ but getting 8 because of such connection. So used other counter.

comes due to voltage fluctuation



used states:- $8 \rightarrow 12 \rightarrow 14 \rightarrow 15 \rightarrow 7 \rightarrow 3 \rightarrow 1 \rightarrow 0$

un-used states:- 2, 4, 5, 6, 9, 10, 11, 13.



un used states

Next stage



2	→	9
4	→	10
5	→	2
6	→	11
10	→	13
11	→	5
13	→	6
9	→	4



0 0 1 0



1 1 0 1



0 1 1 0


- If goes to un-used states like 11, Next state 11 → 5, 5 → 2, 2 → 9, 9 → 4, 4 → 10, 10 → 13, 13 → 6, 6 → 11, 11 → 5 ...

Repeated, Locked

- If we checked Next state of unused state, we can say that it is Not a self corrected counter because it is not coming to its original state after any no. of pulse. So known as "locked out condition".


So get o/p. 0 0 0 0, to any pulse.

~~So arrangement done → first Ref. B. g/p. always.~~




(i) Ordinary Ring Counter or Ring Counter :-

- Feedback is given from uncomplimentary o/p of last flip-flop.



CR	QA	QB	QC	QD		1	2	3	4
1	1	0	0	0	CR	↑	↑	↑	↑
2	0	1	0	0					
3	0	0	1	0	QA	1	0	0	0
4	0	0	0	1					
5	1	0	0	0	QB	0	1	0	0
		X							
					QC	0	0	1	0
					QD	0	0	0	1

Formula:-



→ First F.F. set always to 1 to start it. If 0 is applied always get 0000, NO op..


⇒ NOT A SELF STARTED.

- To Make it Self. Started Add. NOR Gate.

we get same Table. So called


Self started Ring Counter

• Key started ring counter



• unused state for Johnson's $\Rightarrow 2^n - 2n$



• Un-used state for ring counter $\Rightarrow 2^n - n$



Other names of Johnson's: ① Switch Tail


② Walking

③ Creeping.




Asynchronous:- O/p Q $\rightarrow$ taken with comb of $\rightarrow$ CLR + Q

$= Q$
final.





with Pre
or



If pre is active $Q=1$ always.

- If clr or Pre active $\rightarrow$ J & K s/p are Not considered
- If both are 0 and 0 $\rightarrow$ J & K s/p $\rightarrow$ 0/p $\rightarrow$ comes in 0/p.
- If Both are 1 and 1 $\rightarrow$ 0/p comes $\rightarrow$ which having fast speed.

Asynchronous Counter :- (Preset AND Clear)




Consider ①

Pre	Clr	Q+
0	0	Flip Flop
0	1	0
1	0	1
1	1	X Don't care

Consider ②

Pre	Clr	Q+
1	1	f.f.
1	0	0
0	1	1
0	0	X don't care




$\Rightarrow$ Give 0/p in -ve pulse. T flip flop =

Conventional + objective

Any $\rightarrow$ F.F. are NOT trigger simultaneously
F.F. by previous FF o/p.

Asynch (Ripple) :-



Timing diagram




Table	clk	QA	QB
	0	0	0
	1	0	1
	2	1	0
	3	1	1
	4	0	0

Mod 4

formula

$$n \rightarrow 2^n$$

No. of FF.

possible state

CR.

- If there are n No. of flip-flop, first draw the timing diagram then Truth Table
- In 3 F.F. when 3 F.F. trigger flip-flop get next state pulse & consider 1 FF previous state.
- Consider all 1st state of all F.F.

Ripple $\rightarrow$ frequency divider

$Q_B \rightarrow$ trigger by clk (ve edge) $Q_A \rightarrow$ trigger by -ve edge of Q_B
 $Q_C \rightarrow$ trigger by -ve edge of Q_A


• also called frequency divider

because Time period multiple by 2

f frequency. Divided by 2.


• (-ve) triggering $\bar{Q}$

UP counter




(+ve) triggering $\bar{Q}$.

down counter




• (-ve) trigger $\bar{Q}$

down counter



(+ve) trigger $\bar{Q}$

up counter



Shortcut

(-ve) triggering $\rightarrow$ up connecting up counter
 $\rightarrow$ down connected down counter

+ve triggering $\rightarrow$ up connecting down counter
down connected up counter

• Designing of Asynchronous MOD Counter :-

shortcut Right Trigger $\rightarrow$ Right Code


Left Trigger $\rightarrow$ opposite code.

ex:- 1101 $\rightarrow$ 1011


• If clr is triggered by $\rightarrow$ 1
active

AND Gate Used.

• If clr is active by $\rightarrow$ 0 NAND Gate Used



• AND OR NAND gate are connected by 1
(those (F.F.) having 1 value)



For MOD 13 $\rightarrow$ 1101 (Code)


Steps

Given design MOD 13 First write the code of 13. 1101, This code write in F.F., Those Flip flop having 1 at o/p. $\rightarrow$ connect those F.F. with AND get to get 1 at o/p AND gate so that clr

Count	Code
0	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	1101
14	
15	

Back to zero

for MOD 13 1101



Heft Zigger

(code will reverse)

$$\text{MOD } 13 \Rightarrow 1101$$

→ 10 11


MOD 11

Right finger

	A	B	C	D	A	B	C	D
0	0	0	0	0	0	0	0	0
1	0	0	0	1	1	0	0	0
2	0	0	1	0	0	1	0	0
3	0	0	1	1	1	1	0	0
4	0	1	0	0	0	0	1	0
5	0	1	0	1	1	0	1	0
6	0	1	1	0	0	1	1	0
7	0	1	1	1	1	1	1	0
8	1	0	0	0	0	0	0	1
9	1	0	0	1	1	0	0	1
10	1	0	1	0	0	1	0	1
11	1	0	1	1	1	1	0	1
12	1	1	0	0	0	0	1	1
13	1	1	0	1	1	0	1	1
14	1	1	1	0	0	1	1	1
15	1	1	1	1	1	1	1	1

The unstable
state - from where
F.F. Reset to
0000 don't
count is counted
and called
Quasi State

If clr having Bubble.
NAND Gate




- As we are using AND gate, No Need of clr pulse is required to make F.O.F. in Reset position after the undesirable state comes.
ex: Mod 13 $\rightarrow$ 1101. When this comes, F.F. o/p reset to 0000 automatically.

- But if we don't use AND gate counter o/p will Reset only when clr pulse will applied.
automatic action will not occur.

24/9/2019

By using NOR Gate :- Mod 13 - 1101



- Connect with $\overline{Q}$. don't connect with 0 o/p F.F. because before coming of 13, 0 will come in some Before state, so it will return from that state Not comes upto 13.

Show that:-

NAND	$\overline{Q}$	$\overline{clr}$
NOR	$\overline{Q}$	clr
AND	Q	clr
OR	$\overline{Q}$	clr

Page No. 64

Q.39

$\overline{clr}$, $\overline{110} \rightarrow \overline{Q}$


So OR gate

MOD 6

000
001
010
011
100
101

Don't use AND gate because if we

use



Return Back

from 010 and become MOD 2

• Down Counters :-

Connect the the gate 9/p with 1. write the 1 in that position and take the code, that code ~~also~~ subtracted by Maximum value.

No. of F.F

ex:- 101 $\rightarrow 7-5=2$ MOD 2 (3 flip-flop)

101 $\rightarrow 15-5=10$ MOD 10 (4 flip-flop)

- Right Trigger $\rightarrow$ Right Code (value)
- Left Trigger $\rightarrow$ Reverse value & subtract By Maximum value (state).

• Procedure To find Mod value for A Syn. Up Counter.

Step 1:- Keep the one's (1's) at those flip-flops which are having connection to the logic gate & other F.F. should be kept at zero.

Step 2:- Check wheather it is right trigger or left trigger.

Right Trigger $\rightarrow$ Right Code

Left Trigger $\rightarrow$ Reverse Code is the Mod value

• Procedure for Down Counter: -

Step 1 Keeps the 1's at those position from where logic gate is having connection. Other position should be kept at zero.


Step 2 check whether it is right trigger or left trigger.

Right Trigger $\rightarrow$ Right value

Left Trigger $\rightarrow$ Reverse value

Should be subtract from the Maximum state for the MOD value.

ex: -



~~MOD 5~~

code $\rightarrow$ 101 Right value $\rightarrow$ 7 - 111
Maximum state $\Rightarrow$ 7
 $\Rightarrow 7 - 5 = 2$
 $= \underline{\underline{\text{MOD } 2}}$


7 - 111
6 - 110
5 - 101 X

ex: left trigger. Suppose code is 100

Reverse value is 001

Maximum state $\Rightarrow$ 7 $\Rightarrow 7 - 1 = 6$
 $= \text{MOD } 6$

- A Synchronous up/down Counter:-



Control	
0	B operate $\rightarrow$ <u>down</u> counter (pass the value present in Φ)
1	A operate $\rightarrow$ <u>up</u> counter (pass the value present in Φ)

Conventional

Synchronous Counter :- [ORDERLY Sequence]

~~V.V. 7me~~

(NO check for Right OR Left Rigger). Simultaneously Fig.



Zynghecondius Up Co

Syn. Down Counter

A	B	C	D
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
b	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

$$\begin{array}{cccc}
 A & B & C & D \\
 1 & 1 & 1 & 1 \\
 1 & 1 & 1 & 0 \\
 1 & 1 & 0 & 1 \\
 1 & 1 & 0 & 0 \\
 1 & 0 & 1 & 1 \\
 1 & 0 & 0 & 1 \\
 1 & 0 & 0 & 0 \\
 0 & 1 & 1 & 0 \\
 0 & 1 & 0 & 1 \\
 0 & 1 & 0 & 0 \\
 0 & 0 & 1 & 0 \\
 0 & 0 & 0 & 1 \\
 0 & 0 & 0 & 0
 \end{array}$$

Synchronous Counter




- $T_g \Rightarrow$ Gate delay.

- Downloaded From www.gatenotes.in

• Synchronous Design (NO Need Order)

S N E K B D
 State Next Excitation K-Map Boolean Design
 Diagram state Table equation

Client Requirement:- 4 2 0 6 5 7 1 3. (By JK)



②

Q	Q^+	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

②

	Present state			Next state			$J_0 K_0$	$J_1 K_1$	$J_2 K_2$
	Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+			
4	1	0	0	0	1	0	0 X	1 X	X 1
2	0	1	0	0	0	0	0 X	X 1	0 X
0	0	0	0	1	1	0	0 X	1 X	1 X
6	1	1	0	1	0	1	1 X	X 1	X 0
5	1	0	1	1	1	1	X 0	1 X	X 0
7	1	1	1	0	0	1	X 0	X 1	X 1
1	0	0	1	0	1	1	X 0	1 X	0 X
3	0	1	1	1	0	0	X 1	X 1	1 X

	$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
$\bar{Q}_2$	0	X ₁	X ₃	2
Q_2	4	X ₅	X ₂	1

	$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
$\bar{Q}_2$	X ₀	1	X ₃	X ₂
Q_2	X ₄	5	3	X ₅

$$J_0 = Q_2 Q_1$$

$$K_0 = \bar{Q}_2 Q_1$$

	$\bar{Q}_1\bar{Q}_0$	$\bar{Q}_1Q_0$	$Q_1\bar{Q}_0$	Q_1Q_0
$\bar{Q}_2$	1	1	X	X
Q_2	1	1	X	X

	$\bar{Q}_1\bar{Q}_0$	$\bar{Q}_1Q_0$	$Q_1\bar{Q}_0$	Q_1Q_0
$\bar{Q}_2$	X	X	1	1
Q_2	X	X	1	1

$$J_1 = \bar{Q}_1$$


$$K_1 = Q_1$$

	$\bar{Q}_1\bar{Q}_0$	$\bar{Q}_1Q_0$	$Q_1\bar{Q}_0$	Q_1Q_0
$\bar{Q}_2$	1	0	1	0
Q_2	X	X	X	X

	$\bar{Q}_1\bar{Q}_0$	$\bar{Q}_1Q_0$	$Q_1\bar{Q}_0$	Q_1Q_0
$\bar{Q}_2$	X	X	X	X
Q_2	1	0	1	0

$$J_2 = \bar{Q}_2 (Q_1 \oplus Q_0)$$

$$K_2 = Q_2 (Q_1 \oplus Q_0)$$



Q T flip flop. 0 2 3 1 0

			Present state		Next state		T_1	T_2
	Q	Q^+	T		Q_2^+	Q_1^+		
0	0	0	0	0	0	0	0	1
1	0	1	1	2	1	0	1	0
2	1	0	1	3	1	1	0	1
3	1	1	0	0	0	1	1	0

	$\bar{Q}_1$	Q_1
$\bar{Q}_2$	1	1
Q_2	1	1

$$T_1 = Q_1 \oplus Q_2$$

	$\bar{Q}_1$	Q_1
$\bar{Q}_2$	1	1
Q_2	1	1

$$T_2 = Q_1 \oplus Q_2$$


(d)

• Procedure To find MOD Value: For Syn. Counter:-

Step 1:- Write J/p and O/p in form of Table

Step 2:- Write the J/p connection on their head.

Step 3:- Keep some default state and make a horizontal line.



$K_0 \rightarrow \text{Keeps } 1$

clk	$\overline{Q_1}$	$\overline{Q_0}$	$\overline{Q_1}$	$\overline{Q_0}$	step 2	
	J_0	K_0	J_1	K_1	Q_0	Q_1
					0	0
	1	1	1	1	1	1
	0	1	0	0	0	1
	0	1	1	1	0	0

step 3 } MOD 13

X Repeated

An will Be

$Q_0 Q_1 \Rightarrow 00, 11, 01, 00, \dots$

① $11, 01, 00, 11, \dots$

$Q_1 Q_0 \Rightarrow 00, 11, 10, 00, \dots$

OR

$$4(Q_1) + 2(Q_0) = ? \Rightarrow 4(0) + 2(0) = 0$$

$$4(1) + 2(1) = 6$$

Ans $\rightarrow 0, 6, 4, \dots$

$$4(1) + 2(0) = 4$$

Q8. Pg No 63.

clk	$\overline{J_A}$	$\overline{K_A}$	$\overline{J_B}$	$\overline{K_B}$	$\overline{J_C}$	$\overline{K_C}$	Q_A	Q_B	Q_C
	1	1	0	1	1	0	0	0	1
	1	1	1	1	1	1	1	1	0

Repeats

Q9


110 will Repeat after 2 pulse

Downloaded From www.gatenotes.net MOD 2

• Synchronous (up / Down) → Externally control must

• K-Map for up counter → Take both value of J_0 (up & down)

Given



up	down
0	3
1	2
3	0

up // Additional s/p for up.

$y = 0$	Present state		Next state		J_0	K_0	J_1	K_1
$y = 0$	Q_1	Q_0	Q_1^+	Q_0^+				
0	0	0	0	1	1	X	0	X
0	0	1	1	1	X	0	1	X
1	0	1	0	0	X	1	X	1

down // Additional s/p for down.

$y = 1$	P.S.		N.S.		J_0	K_0	J_1	K_1
1	1	1	0	1	X	0	X	1
1	0	1	0	0	X	1	0	X
1	0	0	1	1	1	X	1	X

Q_0	Q_1^+	J_1	K_1
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
$\bar{y}$	1	X	X
y	1	X	X

$$J_0 = 1$$

$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
$\bar{y}$	X	0	1
y	X	0	X

$$K_0 = y \oplus Q_1$$

- When the empty space left keep their don't care.
- Both J_0 of up/down taken in K-Map.
- Both K_0


	$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
$\bar{y}$	0	1	X	X
y	1	0	X	X

	$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
$\bar{y}$	X	X	1	X
y	X	X	1	X

$$J_1 = \bar{y}Q_0 + y\bar{Q}_0$$

$$= y \oplus Q_0$$

$$K_1 = 1$$



Q Client Requirement :- 0 3 5 6 (up).

P.O.S.	N.O.S.			T_0		T_1		T_2	
Q_2 Q_1 Q_0	Q_2^+	Q_1^+	Q_0	$\bar{Q}_0$	K_0	$\bar{Q}_0$	K_1	$\bar{Q}_2$	K_2
0 0 0	0	1	1	1		1		0	
0 1 1	1	0	1	0		1		1	
1 0 1	1	1	0	1		1		0	
1 1 0	0	0	0	0		1		1	

Q	Q ⁺	T	$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$	$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
0	0	0	$\bar{Q}_2$	1	X	Q_2	X	$\bar{Q}_2$	1	X
0	1	1	$\bar{Q}_2$	X	1	X	Q_2	X	1	X
1	0	1								
1	1	0								

$$T_0 = \bar{Q}_1$$


$$T_1 = 1$$

	$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
$\bar{Q}_2$	0	X	1	X
Q_2	X	0	X	1

$$T_2 = Q_1$$

Wanted $\Rightarrow$ 0 3 5 6

Unwanted $\Rightarrow$ 1 2 4 7




CLK	Q_2 T_2	Q_1 T_1	Q_0 T_0	Q_2	Q_1	Q_0	Suppose unwanted state $\rightarrow$ 4
				1	0	0 $\rightarrow$ 4	
1	0	1	1	1	1	1 $\rightarrow$ 7	
2	1	1	0	0	0	1 $\rightarrow$ 1	
3	0	1	1	0	1	0 $\rightarrow$ 2	
4	1	1	0	1	0	0 $\rightarrow$ 4	

lock out

Self Corrected Counter: - Because of voltage fluctuation the counter go to unwanted state and if it is coming back to original state after one or more pulse it is known as self corrected counter if it is not coming back known as lock out condition.

Method of Avoid lock out Condition. Design an additional combinational ckt with the help of unwanted state whose o/p should be connected to desired preset and clear f/p. as per the required wanted state.




$$f = Q_2 \oplus Q_1 \oplus Q_0$$

Wanted Unwanted

0
3
5
6

Suppose want to come back original state (5) after any unwanted state.



5 → 1 0 1

Connect 1 with preset value and connect 0 " clear value.

Suppose

3 → 0 1 1

1 → clear

2, 3 → preset.

25/9/2014

• State Reduction Method :-

State Diagram:- Graphical representation of a ckt performance consist of a parameters present state, i/p, Next state, o/p.

Step 1:- Draw the state diagram for the given ckt.

Step 2:- Draw the state table for the state diagram.

Step 3:- Identify the equivalent state


Equivalent state:- Two state are said to be equivalent if their Next state and o/p are equal.

Step 4:- If two state are equivalent one of the state should be eliminated

Steps:- Repeat the above process until we get all different state.

Step 6:-

Given



present state	Next state		output	
	x=0	x=1	x=0	x=1
00	01	11	0	0
01	00	10	1	1
10	01	11	1	0
11	10	00	1	0

x/y x → S/p
 y → o/p

00 → S/p applied get. 01 which gives
o/p → 0.

Pg No. 62

Q. 4

Present state Next state Output

	x=0 x=1		x=0 x=1	
a	c	b	0	0
b	d	c	0	0
c	ge	d	1	1
d	e	fd	1	0
e	fd	a	0	1
f	ge	f	1	0x
g	f	a	0	1x

① equivalent state

② equivalent state

③ eliminate

eliminate.


- Types (1) Mile Method
(2) Moore Method

→ Present o/p depends upon present i/p and present state.

Mile Method: The present o/p. Not only depends on the present state it also depend upon the present i/p.


NOTE: The above example is Mile Method only.

Moore Method: In this method o/p The present o/p depend on only present state.



whatever will be the i/p, 0, 1 o/p will depend only present state.

State Diagram of flip-flop:-




NAND

0	0	1
0	1	1
1	0	1
1	1	0


AB=00

AB=11



AB=00
AB=01
AB=10
AB=11

Combinational Circuit



Half Adder

Half Subtractor

x	y	Carry	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



x	y	Borrow	Diff.
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

$$\text{Sum} = \bar{x}y + x\bar{y} = x \oplus y$$

$$\text{Difference} = x \oplus y$$

$$\text{Borrow's} = \bar{x} \cdot y$$

$$\text{Carry} = x \cdot y$$



Full Adder

Full Subtractor

x	y	z	Carry	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

x	y	z	Borrow	Difference
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

- ✓ Sum and difference have same eq. $\Sigma = x \oplus y \oplus z$
- ✓ Carry and Borrow having also same eq. $\text{Carry} = xy + xz + yz$
Borrow: $\bar{x}y + z\bar{x} + yz$

$$\begin{aligned}\text{Sum} &= \bar{x}\bar{y}z + \bar{x}y\bar{z} + x\bar{y}\bar{z} \\ &\quad + xyz \\ &= x \oplus y \oplus z\end{aligned}$$

$$\text{Difference} = x \oplus y \oplus z$$

K-Map. of Both sum & Diff

$$\begin{aligned}\text{Carry} &= \bar{x}yz + x\bar{y}z + xyz \\ &\quad + xy\bar{z} \\ &= xy + xz + yz\end{aligned}$$


	$\bar{y}z$	$\bar{y}\bar{z}$	yz	$y\bar{z}$
$\bar{x}$	0	1	1	0
x	1	0	1	0

	$\bar{y}z$	$\bar{y}\bar{z}$	yz	$y\bar{z}$
$\bar{x}$			1	
x		1	1	1



Carry

	$\bar{y}z$	$\bar{y}\bar{z}$	yz	$y\bar{z}$
$\bar{x}$			1	1
x			1	

$$\text{Borrow} = \bar{x}y + yz + x\bar{z}$$




Sum OR Difference



- Decoder: These are used in memory system.

For n -select lines 2^n locations activated


Half Adder



	A	B	Sum	Carry
0	0	0	0	0
1	0	1	1	0
2	1	0	1	0
3	1	1	0	1

Decoders


$$n \rightarrow 2^n$$



HoA

$$\text{Sum} = \sum m(1, 2)$$


$$\text{Carry} = \sum m(3)$$



full Adder

$$\text{Sum} = \sum m(1, 2, 4, 7)$$

$$\text{Carry} = \sum m(3, 5, 6, 7)$$




De Mux :- Decoder with enable pin is DEMUX
It is 1 to Many circuit.


called as.

Decoder with Enable = Demux

- If Enable (1) Activated then only o/p comes.
- If Enable (0) deactivated o/p will always 0




QIES



- Demux or Decoder MUST have OR & NOR gate otherwise change into OR & NOR ex. NAND gives with equivalent to bubbled NOR.

MUX:-




Names

→ Many to 1 circuit, waveform generator or parallel to serial converter, Data Selector

- Enables can also be used if $E=1$ Operate
 $E=0$ O/p is 0.

• If given like that:

always find Σ and write with $\bar{A}\bar{B}$




$$f = (I_0)\bar{A}\bar{B} + (I_1)\bar{A}B + (I_2)A\bar{B} + (I_3)AB$$

1. V0 imp.

• Designing 8x1 MUX

V_{cc} [logic 1] $f = \Sigma m(1, 2, 4, 5)$



$$f = \Sigma m(1, 2, 4, 5)$$

Maximum value 7. (3 bit)

So 8x1

	A	B	C
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

Design By using 4X1 MUX - $f = \sum m(1, 2, 4, 5)$

	A	B	C	f
0	0	0	0	0
1	0	0	1	1
2	0	1	0	1
3	0	1	1	0
4	1	0	0	1
5	1	0	1	1
6	1	1	0	0
7	1	1	1	0

$I_0 = 0$
 $I_1 = 1$
 $I_2 = 1$
 $I_3 = 0$

$A = I_0$
 $1 = I_1$
 $\bar{A} = I_2$
 $0 = I_3$

MSB (Missing)



A used in Input

- Writing O/p f in form of A

LSB (Missing)

C used in Input

- Writing O/p f in terms of C



Shortcut

ला ला ला ला

ला

ला

	I_0	I_1	I_2	I_3
$\bar{A}$	0	1	2	3
A	4	5	6	7
	A	1	$\bar{A}$	0

	I_0	I_1	I_2	I_3
$\bar{C}$	0	2	4	6
C	1	3	5	7
	C	$\bar{C}$	1	0

Q2y 2x1 MUX


• MSB in select line

• LSB in select line.

A in select line

• C in select line.


	A	B	C	f
I ₀	0	0	0	0
	1	0	1	1
	2	0	1	0
	3	0	1	1
I ₁	4	1	0	1
	5	1	0	1
	6	1	1	0
	7	1	1	0




Show output

	I ₀	I ₁		I ₀	I ₁
$\bar{B}\bar{C}$	0	(4)	$\bar{A}\bar{B}$	0	(1)
$\bar{B}C$	(1)	(5)	$\bar{A}B$	(2)	3
$B\bar{C}$	(2)	6	$A\bar{B}$	(4)	(5)
BC	3	7	AB	6	7
$\bar{B}C + B\bar{C}$	$\bar{B}C + \bar{B}C$		$A \oplus B$	$\bar{A}\bar{B} + AB$	
$B \oplus C$	$\bar{B}$			$= \bar{B}$	

Q11
Q11
Q11
Q11






$f = ?$ $f = \sum m(1, 2, 4, 6)$

Solution




	I_0	I_1	I_2	I_3
$\bar{A}$	0	①	②	3
A	④	5	⑥	7
A	$\bar{A}$	1	0	

write this column then circle the No. and write the function.

• Buffer




NOT



AND

	A	B	f
0	0	0	0
1	0	1	0
2	1	0	0
3	1	1	①




	I_0	I_1
$\bar{A}$	0	1
A	2	③
	0	A

ला ला ला ला

EXOR

	A	B	f
0	0	0	0
1	0	1	1
2	1	0	1
3	1	1	0



This gate is called as NOT.

Shortcut

2x1 MUX

NOT	1
AND	1
OR	1
Ex-OR	2
Ex-NOR	2
NAND	2
NOR	2

Q H.A. No. of Mux.

Sum $\rightarrow$ Ex-OR $\rightarrow 2$


Carry - AND $\rightarrow 1$

Total 3 Ans

26/9/2014

- Design A Circuit: $3 \text{ I/p} \rightarrow 95$ corresponding code will generate in O/p.

- Encoder: -



8x3 Encoder.

Octal to Binary converter.

I_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	1	0	0	0	0	0	1	0	0
0	1	0	0	0	0	0	0	1	0	1
1	0	0	0	0	0	0	0	1	1	0

For Hexa to Binary conversion 16x4

$$y_0 = I_1 + I_3 + I_5 + I_7$$

$$y_1 = I_2 + I_3 + I_6 + I_7$$


$$y_2 = I_4 + I_5 + I_6 + I_7$$

- Priority Encoder : Code will generate only when its higher no. having 0 value.

I_3	I_2	I_1	I_0	y_1	y_0
0	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
1	X	X	X	1	1

$$y_0 = I_1 I_2' I_3' + I_3$$

$$y_1 = I_2 I_3' + I_3$$



code for 1 only generate when I_2, I_3 are 0, I_0 is whatever X.

- Higher Order Circuits By using lower Orderckt

4x(16) concatenate in 01p No.

By using 2x4

Showent


$$\frac{16}{4} = 4$$

$$\frac{4}{4} = 1$$


$$4 + 5$$

Decode


Total Required (5)




ex: 9
1001



No. of Decoders
= 5



No. of Enable
Decoder
= 4



If even NO.

ex: - $\frac{16}{16} \times \frac{256}{16} = 16$


No external
ckt Required

$\frac{16}{16} = 1$
17 required.

ex: - $\frac{3}{4} \times \frac{8}{4}$ By using 2x4


If odd NO.
 $\frac{3}{4} = 0.75$ Not possible

External ckt circuit Required "NOT Gate".



Total ckt required. 2 with NOT gate.
 If NOT gate not given in options $\Rightarrow$ Then 3 ckt Required

MUX :- (4x1) using (2x1) $\rightarrow$ Concentrate In I/p no.



So will select from both (I_0, I_1) (I_2, I_3) But by I, only 1 will select.

Codes & Code Converters :-

BCD :- valid only upto 4 digit. "8 4 2 1"
 upto 9. only BCD written same as Binary.
 valid

10 $\rightarrow$ 1010	Invalid <u>BCD</u>	1/0
11 $\rightarrow$ 1011		0001 0000
12 $\rightarrow$ 1100		1/4
13 $\rightarrow$ 1101		0001 0100
14 $\rightarrow$ 1010		
15 $\rightarrow$ 1111		

$\rightarrow$ Binary code

BCD $\rightarrow$ Not a self complimentary code

"2421" Code.

	²	⁴	²	¹
0	0	0	0	OK
1	0	0	0	↓
2 fixed	0	0	↓	OK
3	0	0	↓	↓
<u>4</u>	0	↓	0	0
5	↑	0	↓	↓
6	↑	↓	0	0
7 fixed	↑	↓	0	↓
8	↑	↓	↓	OK
9	↑	↓	↓	↓

4. Self complimentary
code "

- "5421" same as "2421" ~~up to~~ ^{up to} two, ~~8000 and~~
half MSB is 0 and half LSB is 1

- Excess-3. (Ex-3 code) $\rightarrow$ Addition of 3 in BCD

0 $\rightarrow$ 0 0 0 0 $\rightarrow$ BCD

١٠٠

0 0 1 1 $\rightarrow$ Ex-3

$1 \rightarrow 0.0.0.1 \rightarrow BCD$

$$\div 0.011$$

0100 — Ex-3

- BCD to Ex-3 Code Conversion:

	f/p BCD					o/p Ex-3.			
	A	B	C	D		w	x	y	z
0	0	0	0	0		0	0	1	1
1	0	0	0	1		0	1	0	0
2	0	0	1	0		0	1	0	1
3	0	0	1	1		0	1	1	0
4	0	1	0	0		0	1	1	1
5	0	1	0	1		1	0	0	0

EX-OR → Arithmetic logic gate

Used in Add & subtractor

6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0

	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	CD
$\bar{A}\bar{B}$	0	1	3	2
$\bar{A}B$	4	5	7	6
AB	X_{12}	X_{13}	X_{15}	X_{14}
AB	X_{18}	X_{19}	X_{11}	X_{10}

$$W = A + B\bar{D} + BC$$

	$\bar{A}\bar{B}$	$\bar{A}B$	$C\bar{D}$	CD
$\bar{A}\bar{B}$	0	1	3	2
$\bar{A}B$	4	5	7	6
AB	X_{12}	X_{13}	X_{15}	X_{14}
AB	X_{18}	X_{19}	X_{11}	X_{10}

$$X = B\bar{C}\bar{D} + \bar{B}D + \bar{B}C$$

$\bar{A}\bar{B}$	0	1	3	2
$\bar{A}B$	4	5	7	6
AB	X_{12}	X_{13}	X_{15}	X_{14}
AB	X_{18}	X_{19}	X_{11}	X_{10}


$$Y = \bar{C}\bar{D} + CD$$

$\bar{A}\bar{B}$	0	1	3	2
$\bar{A}B$	4	5	7	6
AB	X_{12}	X_{13}	X_{15}	X_{14}
AB	X_{18}	X_{19}	X_{11}	X_{10}

$$Z = \bar{C}D + C\bar{D}$$

g/p. B, C, D


o/p. EX-3





- Binary To Gray: - msb will not change.

	B_3	B_2	B_1	B_0
Binary	1	1	0	1
	$\oplus$	$\oplus$	$\oplus$	$\oplus$
	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$
Gray	1	0	1	1
	G_3	G_2	G_1	G_0
	msb			

$$= 1011$$



Gray To Binary Code:-



Binary Code	Gray Code
0	0
1	0
2	1
3	1

Bit difference

Gray Code

Hamming Distance is '1' in Gray Code

$\Rightarrow$ Gray code is "unit distance code"

$\Rightarrow$ Gray $\Rightarrow$ K-Maps.

• B.C.D To Seven Segment Code Conversion:-

		I/p.				O/p.						
		A	B	C	D	a	b	c	d	e	f	g
0	0 0 0 0	0	0	0	0	1	1	1	1	1	1	0
1	0 0 0 1	0	0	0	1	0	1	1	0	0	0	0
2	0 0 1 0	0	0	1	0	1	1	0	1	1	0	1
3	0 0 1 1	0	0	1	1	1	1	1	1	0	0	1
4	0 1 0 0	0	1	0	0	0	1	1	0	0	1	1
5	0 1 0 1	0	1	0	1	1	0	1	1	0	1	1
6	0 1 1 0	0	1	1	0	0	0	1	1	1	1	1
7	0 1 1 1	0	1	1	1	1	1	1	0	0	0	0
8	1 0 0 0	1	0	0	0	1	1	1	1	1	1	1
9	1 0 0 1	1	0	0	1	1	1	1	0	0	1	1

Draw K-map. A B C D $\rightarrow$ I/p.

a, b, c, d, e, f, g $\rightarrow$ O/p. Individually).

and write the eqⁿ.

• Number Representation:-

Binary $\rightarrow$ 4 digit

8 4 2 1

5 digit

16 8 4 2 1

6 digit

32 16 8 4 2 1

1> Sign Magnitude

2> 1's Complement

3> 2's Complement

Case (i) +ve Number (Sign, 1's, 2's complement)

+51 $\Rightarrow$ 0 1 1 0 0 1 1

sign Bit. magnitude

Case (ii) -ve Number ex: -51

$\boxed{1} \ 1 \ 1 \ 0 \ 0 \ 1 \ 1 \rightarrow \text{sign magnitude}$
 $\swarrow \quad \leftarrow \quad \rightarrow$
 sign bit magnitude

$\boxed{1} \ 0 \ 0 \ 1 \ 1 \ 0 \ 0 \rightarrow 1's \text{ complement}$

0 0 1 1 0 0

+ 1

$\boxed{1} \ 0 \ 0 \ 1 \ 1 \ 0 \ 1 \rightarrow 2's \text{ complement}$

Range for sign magnitude and 1's complement.

$$-(2^{n-1} - 1) \text{ to } +(2^{n-1} - 1)$$

ex: - $n=3$ $n = \text{No. of bit}$
 $-(2^{3-1} - 1) \text{ to } +(2^{3-1} - 1)$
 $-3 \text{ to } +3$

	Sign. Magnitude			1's Complement			2's Complement		
	x	y	z	x	y	z	x	y	z
	0	0	0 + 0	0	0	0 + 0	0	0	0 + 0
	0	0	1 + 1	0	0	1 + 1	0	0	1 + 1
(+ve)	0	1	0 + 2	0	1	0 + 2	0	1	0 + 2
sign	0	1	1 + 3	0	1	1 + 3	0	1	1 + 3
Bit	1	0	0 - 0	1	0	0 - 0	1	0	0 - 0
(these value remain same in 1's & 2's comp)	1	0	1 - 1	1	1	0 - 1	1	1	1 - 1
	1	1	0 - 2	1	0	1 - 2	1	1	0 - 2
	1	1	1 - 3	1	0	0 - 3	1	0	1 - 3

(-ve) Sign Bit

Range for 2's complement

$$-(2^{n-1}) \text{ to } +(2^{n-1} - 1)$$

changes comes only in -ve no

Special case for 2's complement - Carry enter into sign bit.

ex: ① $100 \Rightarrow -(2^{n-1})$

$\Rightarrow -4$

② $1000 \Rightarrow -8$

③ $10000 \Rightarrow -16$


$$\begin{array}{r} 100 \\ 11 \text{ 1's comp} \\ +1 \\ \hline 100 \text{ 2's comp} \end{array}$$

NO Representation for -0 in 2's complement

ex:		Sign. Mg.	1's comp.	2's comp.
①	101 ^{+ve}	+5	+5	+5
②	1101 _{-ve}	-13	-2	-3


28/9/2014

• Full Adder :- & Parallel Carry Adder




OR

fig ①




$A \rightarrow A_3 A_2 A_1 A_0$ $B \rightarrow B_3 B_2 B_1 B_0$

• Ripple Carry Adder OR Parallel Carry Adder



depend on only 3 pp.
not to carry



"carry propagation"

② $(N-1) F.A. + 1 H.A.$

- If C_{in} present — $N F.A.$
(added with other ck)


also write as: $(N-1) [2 H.A. + 1 OR \text{ gate}] + 1 H.A. \text{ from fig ①}$



$\Rightarrow (2N-1) H.A. + (N-1) OR \text{ gate}$

ex: $N = 4$

$7 H.A. + 3 OR \text{ gate}$

Look Ahead Carry





$$C_{0+1} = C_1 = G_0 + P_0 C_0$$

$$C_{1+1} = C_2 = G_1 + P_1 C_1 = G_1 + P_1 [G_0 + P_0 C_0] = G_1 + P_1 G_0 + P_1 P_0 C_0$$


$$C_{2+1} = C_3 = G_2 + P_2 C_2 = G_2 + P_2 [G_1 + P_1 G_0 + P_1 P_0 C_0]$$

$$= G_2 + P_2 G_1 + P_1 P_2 G_0 + P_1 P_2 P_0 C_0$$

$$C_{3+1} = C_4 = G_3 + P_3 C_3 = G_3 + P_3 [G_2 + P_2 G_1 + P_1 P_2 G_0 + P_1 P_2 P_0 C_0]$$

$$= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

• —D—D—D—D—D = 5tp delay.



• fig. (3) H.O.A having 3 delay. But all three F.O.A. having 2 delay A_i, B_i are already operated in case of F.O.A.

So total Time delay $\Rightarrow 3+2+2+2 = 9$ hr delay

But in fig (2) only 4 bit delay

$\Rightarrow$ ex: fig (B) für 10 kbit = $2 \times 20 \text{ (F.A)} = 20$
 $= 20 + 1 = 21 \text{ bit delay}$
 $\hookrightarrow \text{H.A.}$

⇒ But in fig (2) only vertical clk ↑, horizontal remains same even in 10 bit → 4 bit delay.

✓ Ckt are individually having carry, all ckt carry individually and add finally By OR gate.

Q.14 X-OR not given it will convert into

= 6



26



Q(12) only Box. Total OR gate $\Rightarrow 4$ and AND = 10 gate

Shoetcut

AND Gate = $\frac{n(n+1)}{2}$

OR Gate = n

- Compliment Methods :-

Dec'	Bin'	Oct'	Hexd'
8's $\longrightarrow$ 10's	2's	8's	16's

$$(n-1)'s \rightarrow g's \quad 1's \quad 7's \quad 15's$$

$r \rightarrow$ Radix (or) Base

shortcut for 2's complement:

ex: 10100 01100 2's.

Comes upto Non-zero. write same as it and remaining we get inverted

ex: 10101 0101 2's.

ex: 1000 1000 2's.

ex: 9's complement.


① 9 9's 7₁₀ → 2
② 99 17 82
③ 99.9 17.3 82.6

ex: 10's complement.


① 2 + 1 = 3
② 82 + 1 = 83
③ 82.6 + 1 = 82.7

adder: 1. Must be to LSB

2's Complement Adder / Subtractor




A → A₃ A₂ A₁ A₀
B → B₃ B₂ B₁ B₀



x = y
x → minuend
y → subtrahend


$$x - y \Rightarrow x + 2's \text{ complement of } y$$



Control $\Rightarrow 0 \Rightarrow A + B$
 $\Rightarrow 1 \Rightarrow A - B$

B₀ is 1's complement
H₁ → 2's complement

when control = 1, $B_0 \Rightarrow \bar{B}_0$ (1's complement) by adding $C_{in} = 1$ $B_0 \Rightarrow 2$'s complement which will added with $A_0 \Rightarrow A + 2$'s complement. This result will work as a carry to next RoA.



• BCD Addition:-

case (i) $5 \rightarrow 0101$

$4 \rightarrow 0100$

1001 valid (NO carry).

6 invalid BCD
do add 6
10 - 1010
11 - 1011
12 - 1100
13 - 1101
14 - 1110
15 - 1111

• When two valid BCD No. are added the result is invalid or carry is generated. The fix should be added to get valid BCD No.

case (ii) $5 \rightarrow 0101$

$7 \rightarrow 0111$

(Invalid)

1100 invalid

+ 0110

10001 / 0010

1 2 $\Rightarrow 12$

case (iii) $8 \rightarrow 1000$

$9 \rightarrow 1001$

(Valid But carry generate)

carry $\leftarrow 1$ 0001 $\rightarrow$ valid

+ 110

0001 / 0111

$\Rightarrow 17$

ex:-

10 11 10 11 10 11 11

Carry out

4 Bit Adder

8	4	2	1
1	1	X	X
1	X	1	X

Designed

fixed 0

8 Bit Adder

10 10 11 10

• BCD Subtraction -

• Case (i) +ve Result

ex $6 \rightarrow 0110$
 $-4 \rightarrow 0101$ [9's compli]
 $\quad 1011$ Invalid
 $\quad + 110$
 $\quad \textcircled{1}0001$
 end around carry $+1$
 $\quad 0010$
 $\quad +2$

$\Rightarrow$ 9's complement of subtrahend should be added to the minuend. If the result is invalid or carry is generated then 'six' should be added with "end around carry".

ex:- -ve Result $-6 \rightarrow 0011$ (9's complement)
 $+4 \rightarrow 0100$
 $\quad 0111$ valid
 "No carry"

1) valid } Result -ve
 2) no 'carry' }

Are $\Rightarrow$ take 9's

9
 -7
 $\rightarrow -2$


• Case (ii) -ve Result

$\Rightarrow$ 9's complement of subtrahend should be added to minuend if we get - valid 0/p and No carry which indicated result is -ve and 9's complement should be taken for final answer.

ex $\rightarrow 8 \rightarrow 1$

Designing

subtrahend. 0 1 0 0 0 1 1 0 minuend



2's Complement Arithmetic :-

Step 1 :- 2's complement of subtrahend is add to the minuend.

Step 2 :- Check the msb Bit. (sign Bit)

Step 3 :- If the sign Bit is one take 2's complement

for the final answer. If the sign bit is zero
 Answer is already in the true binary.

Step 4: Ignore the carry.

case (i) $+9 \rightarrow 01001$
 $+4 \rightarrow 00100$
 $\hline 01101 \Rightarrow +13$

sign bit

case (ii) $+9 \rightarrow 01001$
 $-4 \rightarrow 10100$ (2's complement of 4)
 $\hline 10101 \Rightarrow +5$

carry (ignore)

case (iii) $-9 \rightarrow 10111$ (2's complement of 9)
 $+4 \rightarrow 00100$
 $\hline 11011$

sign bit

$\rightarrow$ 2's complement

$10101 \Rightarrow -5$

case (iv) $-9 \rightarrow 10111$
 $-4 \rightarrow 11100$
 $\hline 10111$

carry

sign bit

$11101 \Rightarrow -13$

case (v) $-9 \rightarrow 10111$
 $+9 \rightarrow 01001$
 $\hline 10000 \Rightarrow +0$

carry ignore

sign bit

• 1's complement : Arithmetic.

Step 1:- Add the 1's complement subtrahend to the minuend.

If the carry occurs make it end around carry.

Step 2: Check the MSB Bit (Sign Bit). If it is 0 Answer is True Binary. If it is 1 take 1's complement for the final answer.

• Overflow Condition:- The carry enter to sign bit it is known as overflow condition. Then sys. introduces one more bit for no. representation.


$$\begin{array}{r} 5 \rightarrow 10101 \\ 4 \rightarrow 100 \\ \hline \text{Carry} \leftarrow 1001 \end{array}$$

$$\begin{array}{r} 5 \rightarrow 00101 \\ 4 \rightarrow 00100 \\ \hline 101001 \\ \hline + 9 \end{array}$$

overflow condition : $f = x \bar{y} z + x y \bar{z}$
 $= 0 \cdot 0 \cdot 1 + 0 \cdot 0 \cdot 1 = 1 + 0$
 $= 1$ (overflow)

If $f = 0$ No overflow
 $f = 1$ overflow.

2nd Method:-



If $f = 0 \rightarrow$ No overflow
 $f = 1 \rightarrow$ overflow.


$C_{in} \rightarrow$ Carry $1+1 \Rightarrow 10$

$C_{out} \rightarrow$ Carry coming out By $1 \Rightarrow 0$.


Logic Family (Theory Book Parameters Table Imp)

- Diode has logic gate.

AND




OR




A	B	D ₁	D ₂	y
0	0	✓ ON	✓	0
0	1	✓	X	0
1	0	X OFF	✓	0
1	1	X	X	1

A	B	D ₁	D ₂	y
0	0	0	0	0 GND
0	1	0	1	1
1	0	1	0	1
1	1	1	1	1




NOT (RTL)




A	φ	y
0	X	1
1	✓	0

NAND RTL



A	B	y
0	0	1
0	1	1
1	0	1
1	1	0

NOR RTL



A	B	y
0	0	1
0	1	0
1	0	0
1	1	0


- DCTL: Direct Coupled Transistor Logic. It is same as that of RTL except

the Jp resistors are removed.

NOTE :- DCTL suffers with current hogging problem.

Current Hogging: Because of different saturation level of loading gates current will be hogged in certain loads only, and other remaining loads are starvation of current, known as current hogging.


Ex: DCTL




Conventional Diagr. Truth Table (15) marks

MOS Technology


NMOS:




NMOS :- $\Rightarrow$ Gate
 $+ve \Rightarrow$ ON
 $-ve \Rightarrow$ OFF



Symbol




A	n ₁	n ₂	y
0	✓	X	1
1	✓	✓	0




A	B	n ₁	n ₂	n ₃	y
0	0	✓	X	X	1
0	1	✓	X	X	1
1	0	✓	✓	X	1
1	1	✓	✓	✓	0

NAND Gate


"NOR" Gate



A	B	n_1	n_2	n_3	y
0	0	✓	X	X	1
0	1	✓	✓	✓	0
1	0	✓	✓	X	0
1	1	✓	✓	✓	0





• PMOS :-




PMOS :- Gate.

+ve $\Rightarrow$ OFF

-ve $\Rightarrow$ ON




A	P_1	P_2	y	
0	✓	✓	1	GND
1	✓	X	0	-VDD



A	B	P_1	P_2	P_3	y
0	0	✓	✓	✓	1
0	1	✓	✓	✓	0
1	0	✓	✓	✓	0
1	1	✓	✓	✓	0


NOR gate Table

A	B	P ₁	P ₂	P ₃	Y	
0	0	✓	✓	✓	1	GND
0	1	✓	✓	X	0	-V _{DD}
1	0	✓	X	✓	0	-V _{DD}
1	1	✓	X	X	0	-V _{DD}



"NAND" Gate


A	B	P ₁	P ₂	P ₃	Y	
0	0	✓	✓	✓	1	GND
0	1	✓	✓	X	1	GND
1	0	✓	X	✓	1	GND
1	1	✓	X	X	0	-V _{DD}



• CMOS :- Complimentary MOS :-


"NOT" Gate


A	P	N	Y	
0	✓	X	1	+V _{DD}
1	X	✓	0	GND



"NAND" Gate

A	B	P ₁	P ₂	N ₁	N ₂	Y	
0	0	✓	✓	X	X	1	+V _{DD}
0	1	✓	X	X	✓	1	+V _{DD}
1	0	X	✓	✓	X	1	+V _{DD}
1	1	X	X	✓	✓	0	GND





A	B	P ₁	P ₂	N ₁	N ₂	Y
0	0	✓	✓	X	X	1 V _{DD}
0	1	✓	X	X	✓	0 GND
1	0	X	✓	✓	X	0 GND
1	1	X	X	✓	✓	0 GND

Shortcut:-


• (N-p-n) OR NMOS:-

- (i) column $\rightarrow$ ~~AND~~ Multiplication $\rightarrow$ AND operation
- (ii) Row $\rightarrow$ OR operation $\rightarrow$ Addition.


• (p-n-p) OR PMOS:-

- (i) column $\rightarrow$ OR operation $\rightarrow$ Addition
- (ii) Row $\rightarrow$ AND $\rightarrow$ Multiplication

For Both:-



• CMOS:- Concentrate on N-MOS (and any)



• Even Parity Generator

0 1 0 Transmit Received 0 1 0

Parity Even parity. 0 1 0 1

x y z p

0 0 0 0

0 0 1 1

0 1 0 1


0 1 1 0

1 0 0 1

1 0 1 0

1 1 0 0


1 1 1 1



→ No. of 1's including parity must be even No. ⇒ No error.

• Even Parity Checker

x y z p
0 1 1 1



• Hamming Code :- (7 Bit)

Data → 1 1 0 1

Tx → P₁ P₂ P₃ P₄ P₅ P₆ P₇
1 0 1 0 1 0 1

for 7 Bit → Parity Bits are ⇒ P₁ P₂ P₄
12 Bit → " " ⇒ P₁ P₂ P₄ P₈
15 Bit → " " ⇒ P₁ P₂ P₄ P₈

others are data bits.

	P_4	P_2	P_1
	2^2	2^1	2^0
	x	y	z
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

To make even parity 1's NO. even

$$P_1 (1, 3, 5, 7) \Rightarrow (P_1, 1, 1, 1) \Rightarrow P_1 = 1$$

$$P_2 (2, 3, 6, 7) \Rightarrow (P_2, 1, 0, 1) \Rightarrow P_2 = 0$$

$$P_3 (4, 5, 6, 7) \Rightarrow (P_3, 1, 0, 1) \Rightarrow P_3 = 0$$

R_x (Received). 1 0 0 0 1 0 1
 $P_1, P_2, P_3, P_4, P_5, P_6, P_7$

$$P_1 (1, 3, 5, 7) \Rightarrow (1, 0, 1, 1) \Rightarrow \gamma = 1$$

$$P_2 (2, 3, 6, 7) \Rightarrow (0, 0, 0, 1) \Rightarrow \beta = 1$$

$$P_4 (4, 5, 6, 7) \Rightarrow (0, 1, 0, 1) \Rightarrow \alpha = 0$$


$\alpha \beta \gamma$

0 1 1 $\Rightarrow$ (3) $\rightarrow$ 3 Bit having error

If no error $\alpha \beta \gamma = 000$

29/9/2014

• D.T.L :- (Diode Transistor Logic)



Ckt Analysis :-

Give $V_x = 0.7V$ Cut off voltage of Diode

$V_{BE} (on) = 0.7V$

$V_{BE} (sat) = 0.8V$

$V_{CE} (sat) = 0.1V$

$\beta = 25$

case (i) $V_x = 0.1V$ $V_y = 0.1V$

$$I_1 = \frac{V_{CC} - V_1}{R_1} = \frac{5 - 0.8}{4K} = 1.05 mA$$

$$I_2 = I_B = I_R = 0 \Rightarrow Q \text{ is off}$$

$$\Rightarrow y = \text{High (5V)}$$

case (ii) $V_x = 0.1V$ $V_y = 5V$

Same as the of case (i) $\Rightarrow y = \text{High (5V)}$

case (iii) $V_x = 5V$ $V_y = 0.1V$

Same as the case (ii) $\Rightarrow y = \text{High (5V)}$

case (iv) $V_x = 5V$ $V_y = 5V$

$$I_1 = \frac{5 - 2.2}{4K} = 0.7 mA$$

$$I_2 = 0.7 mA$$

$$I_R = \frac{V_{BE(sat)}}{10} = \frac{0.8}{10} = 0.08 mA$$

$$I_R = 0.08 mA$$

$$I_B = I_1 - I_R = 0.7 - 0.08 = 0.62 mA$$

$$I_C = \frac{V_{CC} - V_{CE(sat)}}{R_C} = \frac{5 - 0.1}{4K} = 1.2 mA$$

$$I_B = 0.62 mA$$

$$I_C = 1.2 mA$$

Saturation condition: $\frac{I_C}{I_B} \leq \beta$ $\frac{1.2}{0.62} < 25$, $1.9 < 25$

$\Rightarrow Q$ is in saturation region.



At the saturation condition is necessary bcoz the more voltage will occur at $R_C = 4K$ by large value of I_C , so low voltage at y .

• Drive $ck \rightarrow$ connected are loaded ckt .





Find the no. of load ckt can drive.

NAND

$$0.1 + 0.7 = 0.8V$$



$$\begin{aligned}
 &D_1 + D_2 + V_{BE(sat)} \\
 &= 0.7 + 0.7 + 0.7 \\
 &= 2.1V \\
 &= 0.7 + 0.7 + 0.8 \\
 &= 0.22V
 \end{aligned}$$



$$I_L = \frac{V_{cc} - V_L}{R_L} = \frac{5 - 0.8}{4K} = 1.05mA$$

$$I'_c = I_c + N I_L$$

Saturation condition $I'_c / I_B \leq \beta$

$$\Rightarrow N = 13$$

Valid for this values only

Opp low case of driving $u \rightarrow$ Sinking
 Opp high case of driving $u \rightarrow$ Sourcing.

$$\frac{I_c + N I_L}{\beta} = 25$$

$$N \approx 13$$

$$\frac{1.2 + N(1.05)}{0.62} = 25$$

- When the $y = \text{low} \rightarrow$ all load ckt gate get on. So all the load gate draw the current which is coming from $V_{cc} = 5V$ (driving ckt).

• Procedure :-

case (i) Opp of driving gate is low :- In this case the voltage drop V_L for the loading gate when becomes as $0.8V$ there exist a load current which passes through the saturated Transistor of driving gate. Then for n No. of loads we get $I_c' = \frac{I_c + N I_L}{\beta}$ and the saturation condition will be $\frac{I_c'}{\beta} \leq \beta$ i.e. $\frac{I_c + N I_L}{\beta} \leq \beta$.

where N indicates the "FAN OUT" value.

Case (ii) Opp of driving gate is high :- In this opp diode of loading gate is reversed Biased and there exist a reverse saturation current which passed through the R_c of driving gate. And by N No. of loaded it causes more voltage drop across R_c and Opp can alter from high voltage, which leads to improper operation.


- So there is a limit on the fan out even in this case also.

NOTE:- From the among two cases the least value is preferable for overall fan out.

So o/p low case of driving gate is preferable.

- No. of load gate can be connected more in case high because minority current is very low compare to low case.

- At pr A voltage can vary upto 1.3V bco. $1.3 + 0.7 = 2.0V$



This section will ON. (proper function)

⇒ This called Noise margin.

- Procedure to find Noise Margin:-

case (i) o/p of driving gate is low:- In this case the other section of loading gate to become ON the voltage drop required at V_i is $V_1 + V_2 + V_{BE(ON)} = 0.7$

So the difference of voltage $= 2.1 - 0.8$ $+ 0.7 + 0.7$
 $= 2.1V$
 $= 1.3V$

is the maximum acceptable fluctuating voltage known as NOISE MARGIN.

case (ii) o/p of driving gate is high:- In this case also fan out should be measured.
Noise Margin

NOTE:- Among above two case noise margin should be measured a least value is preferable of Noise Margin.

• Procedure To find Power dissipation:-

$$P_D = V_{CC} \cdot I_{CC} = \frac{P_D(\text{low}) + P_D(\text{high})}{2}$$

for high - OFF Transistor. $I_1 = I_{CC}$

for low - ON - Transistor $I_1 + I_2 = I_{CC}$

- D_1 & D_2 If only one diode are removed, fanout & Noise Margin effects. FAN OUT value will $\uparrow$, Noise Margin $\downarrow$

- If add one more diode D_3 , D_1 & D_2 fanout & Noise Margin value effect. Fanout value $\downarrow$ Noise Margin $\uparrow$

- As per client Requirement of fanout and Noise, we select the diode value and No. of diodes as per circuit value.


Q What happen when one of diode is removed in DTL ckt:-

Ans FAN OUT $\uparrow$, NOISE MARGIN $\downarrow$


Q What happen when one more diode is Added.

Ans FAN OUT $\downarrow$, NOISE MARGIN $\uparrow$

- HTL:- High Threshold Logic. When one of diode is replaced by zenere diode, Noise Marginal levels can be $\uparrow$ Known as high threshold logic.




• TTL -



procedure will remain same only values get change


Q IES Q Design the ^{CMOS} MOSFET By using NMOS: -
15 marks $f = AB + C(D+E)$

By NMOS



By CMOS. NMOS design remain same, for PMOS again draw the ckt above NMOS by row $\Rightarrow$ column.

Q) Draw the diagram: TTL



$\frac{V_{in}}{V_{cc}}$ | $\frac{V_{out}}{V_{cc}}$
 High | Low
 Low | High
 • D_1 is used for when the -ve voltage occurs at the $\frac{V_{in}}{V_{cc}}$. High D_1 get ON and O/P. low ground. So to ringing problem can be solved.

• $D_2 \rightarrow$ Used for switching


$\rightarrow$ When the $\frac{V_{in}}{V_{cc}}$ is high $n \rightarrow n$ is R.O.B, any fluctuation occurs not problem.

- Purpose of D_1 :- It avoids the ringing i.e. the -ve voltage fluctuation can be grounded by the S/p diode D_1 , so that the S/p transistor is saved.

- Purpose of D_2 :- For proper switching.

- TTL NAND Gate

Remaining diag same.




More S/p. It becomes NAND, when at least S/p is low, o/p is high.

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

- TTL logic are three types:-

(i) Totemple TTL:- The above discuss TTL is known as totemple TTL. Bcoz Both o/p transistor cannot be ON simultaneously (Q_3, Q_4)

(ii) Open Collector TTL:-




The o/p transistor collector end is open and resistor is connected for proper operation known as open collector TTL.


Purpose of Pull up Resistor

① for proper o/p switching voltage.

② It eliminates power supply fluctuation.



* NOTE Open collector TTL allows wired logic



← This Q_3 is same (another Q_3 taken)

→ y_2 will give to y_1 , Not left (current) for y . So $y > 0$.

→ When both $y_1 = y_2 = 1$



o/p $y > 1$

So called wired AND logic

y_1	y_2	y
0	0	0
0	1	0
1	0	0
1	1	1

wired AND logic

wired OR logic




(iii) Tri state TTL : Having three state

(i) logic 0

(ii) logic 1

(iii) High Impedance state





Both Transistor can be OFF together By some external mean.


→ When current driving → load ⇒ sourcing
→ " → " → driving ⇒ sinking

Q Question comes to find fanout value.

IES Voltage and Current parameters:-
High Low.



graph



$$\text{Fan Out} = \frac{I_{OH}}{I_{IH}}$$

$$\text{Fan out} = \frac{I_{OL}}{I_{IL}}$$


Take
near
value.

$V_{OH} \rightarrow$ O/p high voltage $I_{OH} \rightarrow$ O/p high current
 $I_{IH} \rightarrow$ S/p high current $V_{IH} \rightarrow$ S/p high voltage
 $I_{OL} \rightarrow$ O/p low current $I_{IL} \rightarrow$ S/p low current
 $V_{OL} \rightarrow$ O/p low voltage $V_{IL} \rightarrow$ S/p low voltage

• Suppose $V_{OH} \Rightarrow 5V$ But due to voltage fluctuation or by some other means $V_{IH} \neq 5V$, it is $4.9V, 4.6V, 4.7V$ upto it acceptable But below these value high voltage $5V$ No any more high voltage become low voltage.

• $V_{OL} =$ low voltage $= 0V$ (ground voltage) V_{IL} can be accepted upto $0.1, 0.8, 0.3V$ but above this value V_{IL} is No any more low voltage it becomes high voltage.

NOTE:- The floating I/P in TTL technique is taken as 1



I/P is not connected to any logic

Q No. of NAND Gate = ?
 SOP (given) $\Rightarrow$ AND-OR logic gate By NAND
 $f = AB + CD$

Shortcut:- Bar Bar, split inner Bar.

$$f = \overline{\overline{AB} + \overline{CD}} = \overline{\overline{AB}} \cdot \overline{\overline{CD}} = 3 \text{ NAND gate}$$

NAND

- all terms should be product terms.
- To get this $\Rightarrow$ wherever be the + make it double complement ($\overline{\overline{+}}$)

for NOR gate:

- all terms should be sum terms
- To get this $\Rightarrow$ wherever be the $\cdot$ make it double complement ($\overline{\overline{\cdot}}$)


In POS form (NAND):-

$$f = (A+B) \cdot (\overline{B}+\overline{D})$$


$$f = \overline{\overline{(A+B)}} \cdot \overline{\overline{(\overline{B}+\overline{D})}}$$

$$= (\overline{\overline{A+B}}) \cdot (\overline{\overline{\overline{B} \cdot \overline{D}}})$$

$$= (\overline{A \cdot B}) \cdot (\overline{B \cdot D})$$




• If there 3 ip. $f = A \cdot \bar{B} \cdot C$



By using 2 3ip. terminal.

⇒ Take complementary term separately



(NOR Gate) OR-AND Implementation of logic gate by using NOR gate


$$\text{POS} \Rightarrow f = (\bar{A} + B) \cdot (C + \bar{D})$$

$$= \overline{(\bar{A} + B)} \cdot \overline{(C + \bar{D})} = \overline{(\bar{A} + B)} + \overline{(C + \bar{D})}$$

3 NOR gate


In SOR form:- $f = \bar{A} \cdot B + C \bar{D}$

$$= \overline{A + \bar{B}} + \overline{\bar{C} + D}$$



30/3/2014

2nd x m ROM


$$\rightarrow 2^n \times m$$

where n = select lines m = data lines

Given $f_1 = \Sigma m(0, 1, 3)$ $f_2 = \Sigma m(1, 3)$
 $f_3 = \Sigma m(2, 3)$ $f_4 = (0, 2)$
 (above circuit)

- For 3 Bit Squarer: -

$$xyz \rightarrow 0$$
$$7 \times 7 = 49$$
$$7 \rightarrow 7^2 = 49.$$

32 16 8 4 2 1

1 1 0 0 0 1

$$f_6 \quad f_5 \quad f_4 \quad f_3 \quad f_2 \quad f_1 \rightarrow m$$


No. of data lines required = 8
 $\Rightarrow 2^3 \times 8 = 48 \rightarrow$ memory allocation

No. of data lines are $m \rightarrow 6$
 No select $n \rightarrow 3$

$$= 2^n \times m = 2^3 \times 6 = 48$$

	x	y	z	f ₆	f ₅	f ₄	f ₃	f ₂	f ₁	
0	0	0	0	0	0	0	0	0	0	'0'
1	0	0	1	0	0	0	0	0	1	'1'
2	0	1	0	0	0	0	1	0	0	'4'
3	0	1	1	0	0	1	0	0	1	'9'
4	1	0	0	0	1	0	0	0	0	'16'
5	1	0	1	0	1	1	0	0	1	'25'
6	1	1	0	1	0	0	1	0	0	'36'
7	1	1	1	1	1	0	0	0	1	'49'

ROM $\rightarrow$ Combination of Decoder and Encoder:



Reduced Rom

size

$$= 2^n \times m$$

$$= 2^3 \times 4$$


$$= 32$$

Encoder

• It will generate the No. square code so encoder.

Given $f_1 = \bar{A}BC + \bar{A}\bar{B}\bar{C}$
 $f_2 = \bar{A}B\bar{C} + \bar{A}\bar{B}C$


"PLA"



No. of Minterms = No. of AND gates

	AND Array	OR Array
ROM	fixed	programmable
PLA	programmable	programmable
PAL	programmable	fixed

• In PAL - OR array is fixed and AND array is variable.



$$\therefore f = \frac{1}{2t_p}$$


for n gates.

for N gates $\Rightarrow T = N(2t_p)$

$$f = \frac{1}{N(2t_p)}$$

$\therefore n \rightarrow \text{odd always}$

$n \rightarrow \text{even} \times \rightarrow \text{otherwise}$




Hazard:-

- Static '0' Hazard:- should come 0 but comes 1
- Static '1' Hazard:- should come 1 But comes 0

Because of different propagation delay the different part of the ckt. the o/p of the ckt is not accurate for temporary interval of time known as hazard in the circuit.

For a temporary interval we are getting wrong result. that result is called "Glitch".


- Types:-
- (1) static '0' Hazard
 - (2) static '1' Hazard
 - (3) dynamic Hazard



- ckt ① o/p comes quickly
 ckt ② o/p --- slowly
 so o/p will generate by ckt ①.
 (3) By ckt ① o/p and previous o/p of ckt ② for temporary period


So add Redundant ckt for delay the timing of ckt ①
 Now o/p of ckt ① and ckt ② comes at same timing give accurate Result by ckt ③

Strobe signal is used to avoid error.



• To avoid decoding error strobe signal used.

• When the o/p is available then strobe signal is applied to get the display.



• Setup time should be added not Hold time for delay.

setup time


• I/p should be applied first then clk pulse applied.

• Mod value divided to get frequency value.

Q. 18 Page no 65 → If initial value 101 not given
Ans: $f/6$


Page no 57

Q. 19 $n=3$



If use A, A

B, B



Two multiplexers required


Q. 20

After 4 stage we get o/p = 1

do ans 4 correction in ans sheet

MUX $\rightarrow$ waveform generator

Q. 29



1 μ sec 1 μ sec $\therefore$ 2 μ sec $\rightarrow T_p$

$$f = \frac{1}{2} = 0.5 \text{ MHz}$$

✓ logic families parameters (propagation delay, N.M., fan out etc) table in theory Book is Imp (Q.). CMOS, TTL..

less delay $\rightarrow$ More speed ✓

(Number System:-

Conversion

Decimal to any $\Rightarrow$ Successive Division

(i) Decimal to Binary

$10^2 \quad 10^1 \quad 10^0 \quad \cdot \quad 10^{-1} \quad 10^{-2}$

$\rightarrow$ Decimal pt

$$73 = 7 \times 10^1 + 3 \times 10^0 = 70 + 3 = (73)_{10}$$

2	12	$\rightarrow 0$
2	6	$\rightarrow 0$
2	3	$\rightarrow 1$
	1	

On fractional:-

$$(0.75)_{10}$$

$$0.75 \times 2 = 1.50$$

$$0.50 \times 2 = 1.00$$

$$(12)_{10} = (1100)_2$$

$$(0.75)_{10} = (0.11)_2$$

(ii) Decimal to Oct :- $(253)_{10} \rightarrow \text{To Hexa}$

$$\begin{array}{r|l} 8 & 253 \\ \hline 8 & 31 \rightarrow 5 \uparrow \\ & 3 \rightarrow 7 \uparrow \end{array}$$

$$(253)_{10} = (375)_8$$

$$\begin{array}{r|l} & (351)_{10} \\ \hline 16 & 351 \\ 16 & 21 \rightarrow F \uparrow \\ & 1 \rightarrow 1 \uparrow \end{array}$$

$$(351)_{10} = (15F)_{16}$$

• Any to Decimal :-

ex: (i) $(1101.011)_2$

$$\begin{array}{ccccccc} 1 & 1 & 0 & 1 & . & 0 & 1 & 1 \\ 2^3 & + & 2^2 & + & 2^1 & + & 2^0 & & 2^{-1} & 2^{-2} & 2^{-3} \\ 8 & + & 4 & + & 0 & + & 1 & & 0 & + & 0.5 & + & 0.125 \end{array}$$

$$(13.625)_{10}$$

(ii) Oct to Dec

$$(753)_8$$

$$= 7 \times 8^2 + 5 \times 8^1 + 3 \times 8^0$$

$$= (491)_{10}$$

(iii) Hexa to Dec

$$(A3C)_{16}$$

$$= A \times 16^2 + 3 \times 16^1 + C \times 16^0$$

$$= (2620)_{10}$$

• Binary to Oct

$$(1111010111)_2$$

$$(75.34)_8$$

Binary to Hexa

$$(10110111011)_2$$

$$(2D.D8)_{16}$$

• Any to Binary :-

(i) Oct to Binary

$$(475.4)_8$$

$$(100111101.100)_2$$

(ii) Hexa to Binary

$$(DA9C.7)_{16}$$

$$(1101101010011100.0111)_2$$

• Oct To Hexa :-

$$\text{ex: } (654.3)_8 = 110101100.011$$

$$= (1AB.6)_{16}$$

• Hexa to Octal :-


ex: - CA93.D

$\underline{1100} \underline{1010} \underline{1001} \underline{0011} . \underline{1101}$
 $(14522 \ 3 . 64)_8$ Ans

1/10/2014

• DAC :- parameters of DAC

Digital
I/p




Analog O/p
→ V_o

$V_{ref} = V_x$

$$V_o = K \left[2^{n-1} b_{n-1} + 2^{n-2} b_{n-2} + \dots + 2^1 b_1 + 2^0 b_0 \right]$$

Decimal eqⁿ. Binary data :



$$\text{No. of steps} = 2^n - 1$$


0 value don't require step
so neglected

$$\left. \begin{array}{l} \text{Step Size} \\ \text{or} \\ (1 \text{ LSB value}) \end{array} \right\} = \frac{V_x \cdot 1}{8} = \frac{V_{F.S}}{2^n - 1} = \frac{V_{F.S}}{\text{No. of steps}}$$

$$\% \text{ Resolution} = \frac{1}{2^n - 1} \times 100$$


Resolution :- Smallest variation can measure having high resolution

↑
Analog O/p.



circled dot should
come But coming
red & Blue dot
practically.


Digital I/p →



linearity
Not linearity
(Monotonic)
Non-Monotonic

Error is coming
one step back.

• Weighted Resistor Type DAC:



LSB Resistance
 $= 2^{n-1} \cdot \text{MSB Resistance}$

(Assume 3 Bit DAC)

$$V_o = -I_f \cdot R_f$$

$$= -R_f [I_0 + I_1 + I_2]$$

$$= -R_f \left[\frac{V_r}{2^2 R} + \frac{V_r}{2^1 R} + \frac{V_r}{2^0 R} \right]$$

$$= \frac{-R_f \cdot V_r}{R} \left[\frac{1}{2^2} + \frac{1}{2^1} + \frac{1}{2^0} \right]$$

$$= \frac{-R_f \cdot V_r}{R} \left[\frac{1}{2^{n-1}} + \frac{1}{2^{n-2}} + \dots + \frac{1}{2^1} + \frac{1}{2^0} \right]$$

$$= \frac{-R_f \cdot V_r}{R \cdot 2^{n-1}} [1 + 2^1 + 2^2 + \dots + 2^{n-2} + 2^{n-1}]$$





$$V_o = K [2^{n-1} b_{n-1} + 2^{n-2} b_{n-2} + \dots + 2^1 b_1 + 2^0 b_0]$$

where $K = \left| \frac{-R_f \cdot V_r}{R \cdot 2^{n-1}} \right|$

- According to corresponding digital values, various will connect with V_r , $V(1)$ line and or $V(0)$ line. Branches will give current. According to that analog voltage comes.
- $V(0)$ connected across (grounded) branch current = 0
- $b_{n-1} \dots b_0$ If bit(1) is present, term is present otherwise bit(0) term absent.

$\left\{ \begin{array}{l} \bullet \text{ LSB Resistance} = 2^{n-1} \cdot \text{MSB Resistance} \\ \bullet V_o = K [2^{n-1} b_{n-1} + 2^{n-2} b_{n-2} + \dots + 2^1 b_1 + 2^0 b_0] \\ \bullet K = \left| \frac{-R_f \cdot V_r}{R \cdot 2^{n-1}} \right| \end{array} \right.$

R-2R Ladder Type DAC [Inverting Type]




$$\begin{aligned}
 V_o &= -I_f R_f \\
 &= -R_f [I_0 + I_1 + I_2] \\
 &= -R_f \left[\frac{V_r}{8(3R)} + \frac{V_r}{4(3R)} + \frac{V_r}{2(3R)} \right]
 \end{aligned}$$

$$\begin{aligned}
 V_o &= \frac{-R_f V_r}{3R} \left[\frac{1}{2^3} + \frac{1}{2^2} + \frac{1}{2^1} \right] \\
 &= \left[\frac{-R_f}{3R} \right] \cdot V_r \left[\frac{1}{2^n} + \frac{1}{2^{n-1}} + \dots + \frac{1}{2^1} \right] \\
 &= \left[\frac{-R_f}{3R} \right] \left[\frac{V_r}{2^n} \right] \left[1 + 2^1 + \dots + 2^{n-1} \right]
 \end{aligned}$$

$$V_o = K \left[2^{n-1} b_{n-1} + 2^{n-2} b_{n-2} + \dots + 2^1 b_1 + 2^0 b_0 \right]$$

where $K = \left(\frac{-R_f}{3R} \right) \left(\frac{V_r}{2^n} \right)$

Suppose code is 100



$$V_{th} = V_r \cdot \frac{2R}{2R + 2R} = \frac{V_r}{2}$$


$$R_{th} = R$$

If we apply to second we get $V_r/4$, R and again apply we get $V_r/8$, R .

- Suppose code 010 find upto $\frac{V_r}{4}$.
- Suppose code 001 find upto $\frac{V_r}{2}$.

$$V_o = \left| \frac{R_f}{3R} \right| \left(\frac{V_r}{2^n} \right) \left[\sum_{i=0}^{n-1} 2^i b_i \right]$$

• For Non-inverting Type:



$$V_o = \left[\frac{1 + R_f}{R_1} \right] \left[\frac{V_r}{2^n} \right] \left[\sum_{i=0}^{n-1} 2^i b_i \right]$$

Q.5 $V_o = \left[\frac{1 + 7}{1} \right] \left[\frac{1}{2^4} \right] \left[1010_{(2)} = 10 \right]$

$= 8 \cdot \frac{1}{16} \cdot 10 = 5 \text{ V}$ Ans.

0101
1010

Q.2 $V_o = K [\text{Dec. equivalent Binary data}]$

$V_o = K [11011011_{(2)} = 219]$

$V_o = K [219]$


$20 = K [11111111_{(2)} = 255]$ full scale value

$20 = K [255]$

$K = 20/255 \text{ de.}$


Q.8

Q_2	Q_1	Q_0	D_3	D_2	D_1	D_0	
0	0	0	0	0	0	0	→ 0
0	0	1	0	0	0	1	→ 1
0	1	0	0	0	1	0	→ 2
0	1	1	0	0	1	1	→ 3
1	0	0	1	0	0	0	→ 8
1	0	1	1	0	0	1	→ 9
1	1	0	1	0	1	0	→ 10
1	1	1	1	0	1	1	→ 11



• ADC Digital Ramp Type ADC OR

Counter Type ADC




conversion time (t_c)

When 12V is applied, it will applied display 1100.
ex: for 4 Bit $\rightarrow$ 15 clk cycle.

**** Operation:-** Theory Book

• Successive Apparant type ADC




$$t_c (\text{max}) = N \cdot \text{clk cycle}$$

It will compare every Bit. when the voltage is $-ve$ (greater than applied) o/p is 0 control unit convert again $1 \rightarrow 0$, when voltage is $+ve$ (smaller than applied) o/p is 1 control unit allow remain $1 \rightarrow 1$

4 Bit $\rightarrow$ 4 times comparison.
operation:- Theory Book.

Initially 1 MSB
0
0
0 LSB.



- Flash Type ADC (OR) Simultaneously ADC
Parallel Type ADC



$$t_c (\text{max}) = 1 \text{ clk cycle}$$

$$\text{No. of comparators} = 2^n - 1$$

Dual Slope ADC



$$T_1 = 2^N \cdot T_c$$

$$T_2 - T_1 = n \cdot T_c$$

$N \Rightarrow$ No. of Bits

$n \Rightarrow$ No. of counts

$$V_o = -\frac{1}{T} \int_0^{T_1} (V_a) dt$$

$$= - \left[\frac{V_a}{T} \right] T_1 \quad \text{--- (1)}$$

$$V_o = - \left[\frac{V_a}{T} \right] T_1 + \left[-\frac{1}{T} \int_{T_1}^t (-V_r) dt \right]$$

$$= - \left[\frac{V_a}{T} \right] T_1 + \left[\frac{V_r}{T} \right] [t - T_1]$$

$$V_o = 0 \quad \text{at} \quad t = T_2$$

$$0 = \left[-\frac{V_a}{T} \right] T_1 + \left[\frac{V_r}{T} \right] [T_2 - T_1]$$

$$\left[\frac{V_a}{T} \right] T_1 = \left[\frac{V_r}{T} \right] [T_2 - T_1]$$

$$V_a \cdot 2^N \cdot T_c = V_r \cdot n \cdot T_c$$

$$V_a = \frac{V_r \cdot n}{2^N}$$

$$\text{if } V_r = 2^N \quad | \quad V_a = n$$

$$t_c(\text{max}) = T_2$$

$$t_c(\text{max}) = T_1 + n T_c$$

$$= 2^N T_c + n T_c$$

$$t_c(\text{max}) = (2^N + n) T_c$$

$$t_c(\text{max}) = (2^N + 2^N) T_c$$


$$t_c(\text{max}) = (2^{N+1}) T_c$$

$$t_c(\text{max}) = (2^{N+1}) T_c$$


Disadvantage :- Even when the capacitor get charged counter ^{still} counts upto Max. value (111)

• After in T FF trigger and Arrow get connected to $-V_r$

• ECL :- (Emitter coupled logic)



• MASTER SLAVE :-



It consist of two section MASTER and slave connected from same clock generator But the second section is operated by NOT GATE

So both the section cannot be trigger simultaneously and the final off occurrence time time CK pulse is OFF state So there is No toggle repetition and race around problem is eliminated external

NOTE :- Feedbacks are taken from the final off only.

————— X ————— X —————

End

